

# **MAX II Device Handbook**



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com

MII5V1-1.0

**Preliminary Information** 

Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the ap-

plication or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





**Altera Corporation** 

ii Preliminary



# Contents

Chapter Revision Dates	ix
About this Handbook	xi
How to Contact Altera	xi
Typographic Conventions	xi

# Section I. MAX II Device Family Data Sheet

Revision History		1–	1
------------------	--	----	---

# **Chapter 1. Introduction**

Features 1–2
--------------

# Chapter 2. MAX II Architecture

Logic Array Blocks	
LAB Interconnects	
LAB Control Signals	
Logic Elements	
LUT Chain & Register Chain	
addnsub Signal	2–9
LE Operating Modes	
MultiTrack Interconnect	
Global Signals	
User Flash Memory Block	
UFM Storage	
Internal Oscillator	
Program, Erase & Busy Signals	
Auto-Increment Addressing	
Serial Interface	
UFM Block to Logic Array Interface	
MultiVolt Core	
I/O Structure	
Fast I/O Connection	
I/O Blocks	
I/O Standards & Banks	
Schmitt Trigger	
Output Enable Signals	
Programmable Drive Strength	
Slew-Rate Control	

Open-Drain O	hutput	2–37
Programmable	e Ground Pins	2–37
Programmable	e Pull-Up Resistor	2–38
0	Interface	

# Chapter 3. JTAG & In-System Programmability

IEEE Std. 1149.1 (JTAG) Boundary Scan Support	3–1
JTAG Translator	3–4
In System Programmability	3–5
IEEE 1532 Support	3–6
Jam Standard Test & Programming Language (STAPL)	3–6
Programming Sequence	
UFM Programming	3–8
Real-Time ISP	3–8
Design Security	3–9
Programming with External Hardware	3–9

# Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

Hot Socketing	4–1
MAX II Hot-Socketing Specifications	
Hot Socketing Feature Implementation in MAX II Devices	
Power-On Reset Circuitry	
Power-Up Characteristics	
1	

# Chapter 5. DC & Switching Characteristics

Operating Conditions	. 5–1
Absolute Maximum Ratings	. 5–1
Recommended Operating Conditions	
Programming/Erasure Specifications	. 5–3
DC Electrical Characteristics	
I/O Standard Specifications	. 5–4
Bus Hold Specifications	. 5–6
Power-Up Timing	. 5–7
JTAG Timing Specifications	. 5–7
Power Consumption	. 5–9
Timing Model & Specifications	
Preliminary & Final Timing	5–11
Performance	5–12
Internal Timing Parameters	5–13
External Timing Parameters	
External Timing I/O Delay Adders	
Maximum Input & Output Clock Rates	5–27

# Chapter 6. Reference & Ordering Information

Device Pin-Outs	. 6-	-1
Ordering Information	. 6-	-1

Dual Marking	6-	-2	
--------------	----	----	--

# Section II. PCB Layout Guidelines

Revision History	 Section	II-1	1

# **Chapter 7. Package Information**

Device & Package Cross Reference	. 7–1
Thermal Resistance	
Package Outlines	. 7–2
100-Pin Plastic Thin Quad Flat Pack (TQFP)	
144-Pin Plastic Thin Quad Flat Pack (TQFP)	. 7–5
256-Pin Non-Thermally Enhanced FineLine Ball-Grid Array	
324-Pin Non-Thermally Enhanced FineLine Ball-Grid Array	

# Chapter 8. Designing with FineLine BGA Packages

Introduction	8–1
Overview of BGA Packages	8–1
PCB Layout Terminology	
Escape Routing	
Multi-Layer PCBs	
Vias	8-2
Via Capture Pad	
Surface Land Pad	
Stringer	
PCB Layout for FineLine BGA Packages	
Surface Land Pad Dimension	
Via Capture Pad Layout & Dimension	
Signal Line Space & Trace Width	8–9
Number of PCB Layers	
Conclusion	8–12

### Chapter 9. Using MAX II Devices in Multi-Voltage Systems

I/O Standards	
MultiVolt Core & I/O Operation	
5.0-V Device Compatibility	
Recommended Operating Condition for 5.0-V Compatibility	
Hot-Socketing	
Power-Up Sequencing	
Power-On Reset	
Conclusion	

# Section III. User Flash Memory

Revision History	7 Section III-1
------------------	-----------------

### Chapter 10. Using User Flash Memory in MAX II Devices

UFM Array Description	10–1
Memory Organization Map	10–1
Using & Accessing UFM Storage	
UFM Functional Description	
UFM Address Register	
UFM Data Register	
UFM Program/Erase Control Block	
Oscillator	
UFM Operating Modes	
Read/Stream Read	10–8
Program	10–10
Erase	
Programming and Reading the UFM with JTAG	10–12
Software Support for UFM Block	
Serial Peripheral Interface	
Parallel Interface	10–21
None (Altera Serial Interface)	
Creating Memory Content File	
Conclusion	

# Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow

Manufacturing Data	11–1
Storing Manufacturing Data in the UFM	11–2
Reading Manufacturing Data from UFM	
Data Storage Using the JTAG Interface	
Generating a Programming File	
Conclusion	

## Chapter 12. Replacing Serial EEPROMs with MAX II User Flash Memory

UFM	
Standard Interface Protocols	
List of Vendors & Devices	
Conclusion	

# Section IV. In-System Programmability

Revision History	Section IV-1
------------------	--------------

# Chapter 13. In-System Programmability Guidelines for MAX II Devices

General ISP Guidelines	
Operating Conditions	13–1
Interrupting In-System Programming	
MultiVolt Devices & Power-Up Sequences	
I/O Pins Tri-Stated during In-System Programming	
Pull-Up & Pull-Down of JTAG Pins During In-System Programming	

IEEE Std. 1149.1 Signals	13–5
TCK Signal	13–5
Programming via a Download Cable	13–5
Disabling IEEE Std. 1149.1 Circuitry	
Working with Different Voltage Levels	
Sequential vs. Concurrent Programming	
Sequential Programming	
Concurrent Programming	13–7
ISP Troubleshooting Guidelines	13–9
Invalid ID & Unrecognized Device Messages	13–9
Troubleshooting Tips	13–10
ISP via Embedded Processors	
Processor & Memory Requirements	
Porting the Jam Player	
ISP via In-Circuit Testers	
Conclusion	13–12

# Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices

IEEE Std. 1149.1 BST Architecture	14–2
IEEE Std. 1149.1 Boundary-Scan Register	14–4
Boundary-Scan Cells of a MAX II Device I/O Pin	14–5
JTAG Pins & Power Pins	14–6
IEEE Std. 1149.1 BST Operation Control	14–6
SAMPLE/PRELOAD Instruction Mode	14-10
EXTEST Instruction Mode	
BYPASS Instruction Mode	
IDCODE Instruction Mode	
USERCODE Instruction Mode	14–16
CLAMP Instruction Mode	
HIGHZ Instruction Mode	14–17
I/O Voltage Support in JTAG Chain	14–17
Disabling IEEE Std. 1149.1 BST Circuitry	14–18
Guidelines for IEEE Std. 1149.1 Boundary-Scan Testing	14–19
Boundary-Scan Description Language (BSDL) Support	14–19
Conclusion	14–19

# Chapter 15. Using Jam STAPL for ISP via an Embedded Processor

Embedded Systems	15–1
Connecting the JTAG Chain to the Embedded Processor	
Board Layout	15–4
Software Development	15–5
Jam Files (.jam & .jbc)	
Generating Jam Files	15–6
Jam Players	15–8
Updating Devices Using Jam	15–18
Conclusion	

# Chapter 16. Using the Agilent 3070 Tester for In-System Programming

New PLD Product for Agilent 3070	
Device Support	
Agilent 3070 Development Flow without the PLD ISP Software	
Step 1: Create a PCB & Test Fixture	
Step 2: Create a Serial Vector Format File	
Step 3: Convert SVF Files to PCF Files	
Step 4: Create Executable Tests from Files	
Step 5: Compile the Executable Tests	
Step 6: Debug the Test	
Development Flow for Agilent 3070 with PLD ISP Software	
Programming Times	
Guidelines	
Conclusion	

# Section V. Design Considerations

Revision History		Section '	V–	-1
------------------	--	-----------	----	----

# Chapter 17. Understanding Timing in MAX II Devices

External Timing Parameters	7–1
Internal Timing Parameters	
Internal Timing Parameters for MAX II UFM 17	
Timing Models	
Calculating Timing Delays	
Timing Model vs. Quartus II Timing Analyzer 17	
Conclusion	

# Chapter 18. Understanding & Evaluating Power in MAX II Devices



# **Chapter Revision Dates**

- Chapter 1. Introduction Revised: March 2004 Part number: MII51001-1.0
- Chapter 2. MAX II Architecture Revised: March 2004 Part number: MII51002-1.0
- Chapter 3. JTAG & In-System Programmability Revised: March 2004 Part number: MII51003-1.0
- Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices Revised: March 2004 Part number: MII51004-1.0
- Chapter 5. DC & Switching Characteristics Revised: March 2004 Part number: MII51005-1.0
- Chapter 6. Reference & Ordering Information Revised: March 2004 Part number: MII51006-1.0
- Chapter 7. Package Information Revised: March 2004 Part number: MII51007-1.0
- Chapter 8. Designing with FineLine BGA Packages Revised: March 2004 Part number: MII51008-1.0
- Chapter 9. Using MAX II Devices in Multi-Voltage Systems Revised: March 2004 Part number: MII51009-1.0
- Chapter 10. Using User Flash Memory in MAX II Devices Revised: March 2004 Part number: MII51010-1.0

- Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow Revised: March 2004 Part number: MII51011-1.0
- Chapter 12. Replacing Serial EEPROMs with MAX II User Flash Memory Revised: March 2004 Part number: MII51012-1.0
- Chapter 13. In-System Programmability Guidelines for MAX II Devices Revised: *March 2004* Part number: *MII51013-1.0*
- Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices Revised: March 2004 Part number: MII51014-1.0
- Chapter 15. Using Jam STAPL for ISP via an Embedded Processor Revised: *March 2004* Part number: *MII51015-1.0*
- Chapter 16. Using the Agilent 3070 Tester for In-System Programming Revised: March 2004 Part number: MII51016-1.0
- Chapter 17. Understanding Timing in MAX II Devices Revised: March 2004 Part number: MII51017-1.0
- Chapter 18. Understanding & Evaluating Power in MAX II Devices Revised: March 2004 Part number: MII51018-1.0
- Appendix A.ASCII Code Table Revised: March 2004



# About this Handbook

This handbook provides comprehensive information about the Altera<sup>®</sup> MAX<sup>®</sup> II family of devices.

# How to Contact Altera

For the most up-to-date information about Altera products, go to the Altera world-wide web site at www.altera.com. For technical support on this product, go to www.altera.com/mysupport. For additional information about Altera products, consult the sources shown below.

Information Type	USA & Canada	All Other Locations
Technical support	www.altera.com/mysupport/	altera.com/mysupport/
	(800) 800-EPLD (3753) (7:00 a.m. to 5:00 p.m. Pacific Time)	(408) 544-7000 (1) (7:00 a.m. to 5:00 p.m. Pacific Time)
Product literature	www.altera.com	www.altera.com
Altera literature services	lit_req@altera.com (1)	lit_req@altera.com (1)
Non-technical customer service	(800) 767-3753	(408) 544-7000 (7:30 a.m. to 5:30 p.m. Pacific Time)
FTP site	ftp.altera.com	ftp.altera.com

Note to table:

(1) You can also contact your local Altera sales office or sales representative.

# Typographic Conventions

This document uses the typographic conventions shown below.

Visual Cue	Meaning	
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <b>Save As</b> dialog box.	
bold type	External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: <b>f</b> <sub>MAX</sub> , <b>\qdesigns</b> directory, <b>d:</b> drive, <b>chiptrip.gdf</b> file.	
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design.</i>	

Visual Cue	Meaning
Italic type	Internal timing parameters and variables are shown in italic type. Examples: $t_{PlA}$ , $n + 1$ .
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <i><file name="">, <project name="">.pof</project></file></i> file.
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
••	Bullets are used in a list of items when the sequence of the items is not important.
$\checkmark$	The checkmark indicates a procedure that consists of one step only.
IP	The hand points to information that requires special attention.
CAUTION	The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process.
<b>A</b>	The warning indicates information that should be read prior to starting or continuing the procedure or processes
۲	The angled arrow indicates you should press the Enter key.
•••	The feet direct you to more information on a particular topic.



# Section I. MAX II Device Family Data Sheet

This section provides designers with the data sheet specifications for MAX<sup>®</sup> II devices. The chapters contain feature definitions of the internal architecture, Joint Test Action Group (JTAG) and in-system programmability (ISP) information, DC operating conditions, AC timing parameters, and ordering information for MAX II devices.

This section includes the following chapters:

- Chapter 1. Introduction
- Chapter 2. MAX II Architecture
- Chapter 3. JTAG & In-System Programmability
- Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices
- Chapter 5. DC & Switching Characteristics
- Chapter 6. Reference & Ordering Information
- **Revision History** The table below shows the revision history for Chapters 1 through 6.

Chapter(s)	Date/Version	Changes Made
1	March 2004, v1.0	Initial Release.
2	<sup>2</sup> March 2004, v1.0 Initial Release.	
<sup>3</sup> March 2004, v1.0 Initial Release.		Initial Release.
4	March 2004, v1.0	Initial Release.
5	March 2004, v1.0	Initial Release.
6	March 2004, v1.0	Initial Release.



# **Chapter 1. Introduction**

#### MII51001-1.0

# Introduction

The MAX<sup>®</sup> II family of instant-on, non-volatile CPLDs is based on a 0.18-µm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast performance, and reliable fitting versus other CPLD architectures. Featuring MultiVolt<sup>™</sup> core, a user flash memory (UFM) block, and enhanced in-system programmability (ISP), MAX II devices are designed to reduce cost and power while providing programmable solutions for applications such as bus bridging, I/O expansion, power-on reset (POR) and sequencing control, and device configuration control.

The following shows the main sections of the MAX II CPLD Family Data Sheet:

Section	Page
Features	1–2
Functional Description Logic Array Blocks Logic Elements MultiTrack Interconnect Global Signals User Flash Memory Block MultiValt Corp	2–4 2–7 2–15 2–20 2–23
MultiVolt Core         I/O Structure         IEEE Std. 1149.1 (JTAG) Boundary Scan Support         In System Programmability	2–28 3–1
Hot Socketing Power-On Reset Circuitry	
Operating Conditions	5–9
Device Pin-Outs Ordering Information	

# Features

- Low-cost, low-power CPLD
- Instant-on, non-volatile architecture
- Standby current as low as 2 mA
- Provides fast propagation delay and clock-to-output times
- Provides four global clocks with two clocks available per logic array block (LAB)
- UFM block up to 8 Kbits for non-volatile storage
- MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V or 1.8 V
- MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
- Bus-friendly architecture including programmable slew rate, drive strength, bus-hold, and programmable pull-up resistors
- Schmitt triggers enabling noise tolerant inputs (programmable per pin)
- Fully compliant with the Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 MHz
- Supports hot-socketing
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
- ISP circuitry compliant with IEEE Std. 1532

Table 1–1 shows MAX II device features.

Table 1–1. MAX II Device Features					
Feature	EPM240	EPM570	EPM1270	EPM2210	
LEs	240	570	1,270	2,210	
Typical Equivalent Macrocells	192	440	980	1,700	
Equivalent Macrocell Range	128 to 240	240 to 570	570 to 1,270	1,270 to 2,210	
UFM Size (bits)	8,192	8,192	8,192	8,192	
Maximum User I/O pins	80	160	212	272	
t <sub>PD1</sub> (ns) (1)	4.5	5.4	6.0	6.6	
f <sub>CNT</sub> (MHz) (2)	304	304	304	304	
t <sub>SU</sub> (ns)	1.6	1.6	1.6	1.6	
t <sub>CO</sub> (ns)	4.2	4.3	4.4	4.5	

Notes to Table 1–1:

 t<sub>PD1</sub> represents a pin-to-pin delay for the worst case I/O placement with a full diagonal path across the device and combinational logic implemented in a single LUT and LAB that is adjacent to the output pin.

(2) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay will run faster than this number.

For more information on equivalent macrocells, refer to the *MAX II Logic Element to Macrocell Conversion Methodology* white paper.

MAX II devices are available in three speed grades: -3, -4, -5 with -3 being the fastest. These speed grades represent overall relative performance, not any specific timing parameter. For propagation delay timing numbers within each speed grade and density, see "Timing Model & Specifications" on page 5–10. Table 1–2 shows MAX II device speedgrade offerings.

Table 1–2. MAX II Speed Grades					
Device		Speed Grade			
Device	-3 -4 -5				
EPM240	$\checkmark$	$\checkmark$	$\checkmark$		
EPM570	$\checkmark$	~	~		
EPM1270	$\checkmark$	~	~		
EPM2210	$\checkmark$	$\checkmark$	$\checkmark$		

MAX II devices are available in space-saving FineLine BGA® and thin quad flat pack (TQFP) packages (see Tables 1–3 and 1–4). MAX II devices support vertical migration within the same package (e.g., you can migrate between the EPM570, EPM1270, and EPM2210 devices in the 256-pin FineLine BGA package). Vertical migration means that you can migrate to devices whose dedicated pins and JTAG pins are the same and power pins are subsets or supersets for a given package across device densities. The largest density in any package has the highest number of power pins; you must layout for the largest planned density in a package to provide the necessary power pins for migration. For I/O pin migration across densities, cross reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins can be migrated. The Quartus® II software can automatically cross reference and place all pins for you when given a device migration list.

Table 1–3. MAX II Packages & User I/O Pins					
Device 100-Pin TQFP 144-Pin TQFP 256-Pin FineLine BGA 324-Pin FineLine B					
EPM240	80				
EPM570	76	116	160		
EPM1270		116	212		
EPM2210			204	272	

Table 1–4. MAX II TQPF & FineLine BGA Package Sizes						
Package 100-Pin TQFP 144-Pin TQFP 256-Pin FineLine BGA 324-Pin FineLine BC						
Pitch (mm)	0.5	0.5	1	1		
Area (mm2)	256	484	289	361		
Length x width (mm x mm)	16 × 16	22 × 22	17 × 17	19 × 19		

MAX II devices have an internal voltage regulator which supports external supply voltages of 3.3 V or 2.5 V, regulating the supply down to the internal operating voltage of 1.8 V. MAX II devices with a "G" in the ordering code only accept 1.8 V as external supply voltage. Table 1–5 shows the external supply voltages supported by the MAX II family.

Devices	EPM240 EPM570 EPM1270 EPM2210	EPM240G EPM570G EPM1270G EPM2210G (1)	
MultiVolt core external supply voltage (V <sub>CCINT</sub> ) (2)	3.3 V, 2.5 V	1.8 V	
MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	1.5 V, 1.8 V, 2.5 V, 3.3 V	1.5 V, 1.8 V, 2.5 V, 3.3 V	

#### *Notes to Table 1–5:*

- MAX II devices with a "G" in the ordering code do not have an internal voltage regulator and only accept 1.8 V on their VCCINT pins. Contact Altera for availability on these devices.
- (2) MAX II devices operate internally at 1.8 V.



# Chapter 2. MAX II Architecture


#### MII51002-1.0

# Functional Description

MAX<sup>®</sup> II devices contain a two-dimensional row- and column-based architecture to implement custom logic. Column and row interconnect provide signal interconnects between the logic array blocks (LABs).

The logic array consists of LABs, with 10 logic elements (LEs) in each LAB. An LE is a small unit of logic providing efficient implementation of user logic functions. LABs are grouped into rows and columns across the device. The MultiTrack<sup>™</sup> interconnect provides fast granular timing delays between LABs. The fast routing between LEs provides minimum timing delay for added levels of logic versus globally routed interconnect structures.

Figure 2–1 shows a functional block diagram of the MAX II device.





The MAX II device I/O pins are fed by an I/O element (IOE) located at the ends of LAB rows and columns around the periphery of the device. Each IOE contains a bidirectional I/O buffer with several advanced features. I/O pins support Schmitt trigger inputs and various singleended standards, such as 33-MHz, 32-bit PCI and LVTTL.

MAX II devices provide a global clock network. The global clock network consists of four global clock lines that drive throughout the entire device, providing clocks for all resources within the device. The global clock lines can also be used for control signals such as clear, preset, or output enable.

Each MAX II device contains a flash memory block within its floorplan. On the EPM240 device, this block is located on the left side of the device. For the EPM570, EPM1270, and EPM2210 devices, the flash memory block is located on the bottom-left area of the device. The majority of this flash memory storage is partitioned as the dedicated configuration flash memory block. The configuration flash memory block provides the nonvolatile storage for all of the SRAM configuration information. The configuration flash memory automatically downloads and configures the logic and I/O at power-up providing instant-on operation.



See Chapter 4, Hot Socketing & Power-On Reset in MAX II Devices for more information on configuration upon power-up.


A portion of the flash memory within the MAX II device is partitioned into a small block for user data. This user flash memory (UFM) block provides 8,192 bits of general-purpose user storage. The UFM provides programmable port connections to the logic array for reading and for writing. There are three LAB rows adjacent to this block, with column numbers varying by device. Table 2–1 shows the number of LAB rows and columns in each device as well as the number of LAB rows and columns adjacent to the flash memory area in the EPM570, EPM1270, and EPM2210 devices. The long LAB rows are full LAB rows that extend from one side of row I/O blocks to the other. The short LAB rows are adjacent to the UFM block; their length is shown as width in LAB columns.

Table 2–1. MAX II Device Resources					
			LAB Rows		
Devices	UFM Blocks	LAB Columns	Long LAB Rows	Short LAB Rows (Width) (1)	
EPM240	1	6	4	-	
EPM570	1	12	4	3 (3)	
EPM1270	1	16	7	3 (5)	
EPM2210	1	20	10	3 (7)	

Note to Table 2–1:

(1) The width is the number of LAB columns in length.

Figure 2–2 shows a floorplan of a MAX II device.




#### Note to Figure 2–2:

(1) The device shown is an EPM570 device. EPM1270 and EPM2210 devices have a similar floorplan with more LABs. For the EPM240 devices, the configuration flash memory and UFM block is rotated left 90 degrees covering the left side of the device.


# Logic Array Blocks

Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, a look-up table (LUT) chain, and register chain connection lines. The local interconnect transfers signals between LEs in the same LAB. LUT chain connections transfer the output of one LE's LUT to the adjacent LE for fast sequential LUT connections within the same LAB. Register chain connections transfer the output of one LE's register to the adjacent LE's register within an LAB. The Quartus<sup>®</sup> II software places associated logic within an LAB or adjacent LABs, allowing the use of local, LUT chain, and register chain connections for performance and area efficiency. Figure 2–3 shows the MAX II LAB.



### **LAB Interconnects**

The LAB local interconnect can drive LEs within the same LAB. The LAB local interconnect is driven by column and row interconnects and LE outputs within the same LAB. Neighboring LABs, from the left and right can also drive an LAB's local interconnect through the DirectLink connection. The DirectLink connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive 30 other LEs through fast local and DirectLink interconnects. Figure 2–4 shows the DirectLink connection.



# **LAB Control Signals**

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, a synchronous clear, an asynchronous preset/load, a synchronous load, and add/subtract control signals, providing a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.


Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal also uses labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. De-asserting the clock enable signal turns off the LAB-wide clock.

Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. The asynchronous load acts as a preset when the asynchronous load data input is tied high.

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as correlators and signed multipliers that alternate between addition and subtraction depending on data.


The LAB column clocks [3..0], driven by the global clock network, and LAB local interconnect generate the LAB-wide control signals. The MultiTrack<sup>™</sup> interconnect structure drives the LAB local interconnect for non-global control signal generation. The MultiTrack interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–5 shows the LAB control signal generation circuit.






# **Logic Elements**

The smallest unit of logic in the MAX II architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry select capability. A single LE also supports dynamic single bit addition or subtraction mode selectable by an LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and DirectLink interconnects. See Figure 2–6.





Each LE's programmable register can be configured for D, T, JK, or SR operation. Each register has data, true asynchronous load data, clock, clock enable, clear, and asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any LE can drive the register's clock and clear control signals. Either general-purpose I/O pins or LEs can drive the clock enable, preset, asynchronous load, and asynchronous data. The asynchronous load data input comes from the data3 input of the LE. For combinational functions, the LUT output bypasses the register and drives directly to the LE outputs.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output can drive these three outputs independently. Two LE outputs drive column or row and DirectLink routing connections and one drives local interconnect resources. This allows the LUT to drive one output while the register drives another output. This register packing feature improves device utilization because the device can use the register and the LUT for unrelated functions. Another special packing mode allows the register output to feed back into

the LUT of the same LE so that the register is packed with its own fan-out LUT. This provides another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.

### LUT Chain & Register Chain

In addition to the three general routing outputs, the LEs within an LAB have LUT chain and register chain outputs. LUT chain connections allow LUTs within the same LAB to cascade together for wide input functions. Register chain outputs allow registers within the same LAB to cascade together. The register chain output allows an LAB to use LUTs for a single combinational function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources. See "MultiTrack Interconnect" on page 2–15 for more information on LUT chain and register chain connections.

### addnsub Signal

The LE's dynamic adder/subtractor feature saves logic resources by using one set of LEs to implement both an adder and a subtractor. This feature is controlled by the LAB-wide control signal addnsub. The addnsub signal sets the LAB to perform either A + B or A – B. The LUT computes addition; subtraction is computed by adding the two's complement of the intended subtractor. The LAB-wide signal converts to two's complement by inverting the B bits within the LAB and setting carry-in to 1, which adds one to the least significant bit (LSB). The LSB of an adder/subtractor must be placed in the first LE of the LAB, where the LAB-wide addnsub signal automatically sets the carry-in to 1. The Quartus II Compiler automatically places and uses the adder/subtractor feature when using adder/subtractor parameterized functions.

### **LE Operating Modes**

The MAX II LE can operate in one of the following modes:

- Normal mode
- Dynamic arithmetic mode


Each mode uses LE resources differently. In each mode, eight available inputs to the LE, the four data inputs from the LAB local interconnect, carry-in0 and carry-in1 from the previous LE, the LAB carry-in from the previous carry-chain LAB, and the register chain connection are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous

preset/load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes. The addnsub control signal is allowed in arithmetic mode.

The Quartus II software, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically chooses the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions.

#### Normal Mode

The normal mode is suitable for general logic applications and combinational functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (see Figure 2–7). The Quartus II Compiler automatically selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use LUT chain connections to drive its combinational output directly to the next LE in the LAB. Asynchronous load data for the register comes from the data3 input of the LE. LEs in normal mode support packed registers.





#### Note to Figure 2-7:

This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain. (1)

#### Dynamic Arithmetic Mode

The dynamic arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An LE in dynamic arithmetic mode uses four 2-input LUTs configurable as a dynamic adder/subtractor. The first two 2-input LUTs compute two summations based on a possible carry-in of 1 or 0; the other two LUTs generate carry outputs for the two chains of the carry select circuitry. As shown in Figure 2–8, the LAB carry-in signal selects either the carry-in0 or carry-in1 chain. The selected chain's logic level in turn determines which parallel sum is generated as a combinational or registered output. For example, when implementing an adder, the sum output is the selection of two possible calculated sums:

data1 + data2 + carry in0
or
data1 + data2 + carry-in1

The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals: one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry select for the carry-out0 output and carry-in1 acts as the carry select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.





Figure 2–8. LE in Dynamic Arithmetic Mode


(1) The addnsub signal is tied to the carry input for the first LE of a carry chain only.

### Carry-Select Chain

The carry-select chain provides a very fast carry-select function between LEs in dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation to increase the speed of carry functions. The LE is configured to calculate outputs for a possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0 and carry-in1 signals from a lower-order bit feed forward into the higher-order bit via the parallel carry chain and feed into both the LUT and the next portion of the carry chain. Carry-select chains can begin in any LE within an LAB.

The speed advantage of the carry-select chain is in the parallel precomputation of carry chains. Since the LAB carry-in selects the precomputed carry chain, not every LE is in the critical path. Only the propagation delays between LAB carry-in generation (LE 5 and LE 10) are now part of the critical path. This feature allows the MAX II architecture to implement high-speed counters, adders, multipliers, parity functions, and comparators of arbitrary width. Figure 2–9 shows the carry-select circuitry in an LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. An LAB-wide carry-in bit selects which chain is used for the addition of given inputs. The carry-in signal for each chain, carry-in0 or carry-in1, selects the carry-out to carry forward to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is fed to local, row, or column interconnects.





The Quartus II software automatically creates carry chain logic during design processing, or the designer can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions. The Quartus II software creates carry chains longer than 10 LEs by linking adjacent LABs within the same row together automatically. A carry chain can extend horizontally up to one full LAB row, but they do not extend between LAB rows.


### Clear & Preset Logic Control

	LAB-wide signals control the logic for the register's clear and preset signals. The LE directly supports an asynchronous clear and preset function. The register preset is achieved through the asynchronous load of a logic high. The direct asynchronous preset does not require a NOT-gate push-back technique. MAX II devices support simultaneous preset/asynchronous load and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one preset signal.
	In addition to the clear and preset ports, MAX II devices provide a chip- wide reset pin (DEV_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals. Driving this signal low before or during power-up prevents user mode from releasing clears within the design. This allows you to control when clear is released on a device that has just been powered-up. If not set for its chip-wide reset function, the DEV_CLRn pin is a regular I/O pin.
MultiTrack Interconnect	In the MAX II architecture, connections between LEs, the UFM, and device I/O pins are provided by the MultiTrack interconnect structure. The MultiTrack interconnect consists of continuous, performance- optimized routing lines used for inter- and intra-design block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.
	The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and short delays between logic levels instead of large delays associated with global or long routing lines. Dedicated row interconnects route signals to and from LABs within the same row. These row resources include:
	<ul><li>DirectLink interconnects between LABs</li><li>R4 interconnects traversing four LABs to the right or left</li></ul>

The DirectLink interconnect allows an LAB to drive into the local interconnect of its left and right neighbors. The DirectLink interconnect provides fast communication between adjacent LABs and/or blocks without using row interconnect resources.

The R4 interconnects span four LABs and are used for fast row connections in a four-LAB region. Every LAB has its own set of R4 interconnects to drive either left or right. Figure 2–10 shows R4 interconnect connections from an LAB. R4 interconnects can drive and be driven by row IOEs. For LAB interfacing, a primary LAB or horizontal LAB neighbor can drive a given R4 interconnect. For R4 interconnects that drive to the right, the primary LAB and right neighbor can drive on to the interconnect. For R4 interconnects can drive on to the interconnect. For R4 interconnects can drive on to the interconnect. R4 interconnects can drive. R4 interconnects can drive. R4 interconnects can also drive C4 interconnects for connections from one row to another.





#### Notes to Figure 2–10:


(1) C4 interconnects can drive R4 interconnects.

(2) This pattern is repeated for every LAB in the LAB row.

The column interconnect operates similarly to the row interconnect. Each column of LABs is served by a dedicated column interconnect, which vertically routes signals to and from LABs and row and column IOEs. These column resources include:

- LUT chain interconnects within an LAB
- Register chain interconnects within an LAB
- C4 interconnects traversing a distance of four LABs in an up and down direction

MAX II devices include an enhanced interconnect structure within LABs for routing LE output to LE input connections faster using LUT chain connections and register chain connections. The LUT chain connection allows the combinational output of an LE to directly drive the fast input of the LE right below it, bypassing the local interconnect. These resources can be used as a high-speed connection for wide fan-in functions from LE 1 to LE 10 in the same LAB. The register chain connection allows the register output of one LE to connect directly to the register input of the next LE in the LAB for fast shift registers. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 2–11 shows the LUT chain and register chain interconnects.





The C4 interconnects span four LABs up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–12 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by column and row IOEs. For LAB interconnection, a primary LAB or its vertical LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections.




Figure 2–12. C4 Interconnect Connections Note (1)

Note to Figure 2–12:

(1) Each C4 interconnect can drive either up or down four rows. The UFM block communicates with the logic array similar to LAB-to-LAB interfaces. The UFM block connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. This block also has DirectLink interconnects for fast connections to and from a neighboring LAB. For more information on the UFM interface to the logic array, see "User Flash Memory Block" on page 2–23.

Source		Destination									
	LUT Chain	Register Chain	Local (1)	DirectLink (1)	R4 (1)	<b>C4</b> (1)	LE	UFM Block	Column IOE	Row IOE	Fast I/0 (1)
LUT Chain							$\checkmark$				
Register Chain							~				
Local Interconnect							~	>	~	~	
DirectLink Interconnect			~								
R4 Interconnect			>		~	$\checkmark$					
C4 Interconnect			>		~	$\checkmark$					
LE	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			~	$\checkmark$	$\checkmark$
UFM Block			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$					
Column IOE						$\checkmark$					
Row IOE				$\checkmark$	$\checkmark$	$\checkmark$	1				

Table 2–2 shows the MAX II device's routing scheme.

*Note to Table 2–2:* 


(1) These categories are interconnects.

# **Global Signals**

Each MAX II device has four dual-purpose dedicated clock pins (GCLK[3..0], two pins on the left side and two pins on the right side) that drive the global clock network for clocking, as shown in Figure 2–13. These four pins can also be used as general-purpose I/O if they are not used to drive the global clock network.

The four global clock lines in the global clock network drive throughout the entire device. The global clock network can provide clocks for all resources within the device including LEs, LAB local interconnect, IOEs, and the UFM block. The global clock lines can also be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, or protocol control signals such as TRDY and IRDY for PCI. Internal logic can drive the global clock network for internally-generated global clocks and control signals. Figure 2–13 shows the various sources that drive the global clock network.


#### Figure 2–13. Global Clock Generation



#### Note to Figure 2–13:

(1) Any I/O pin can use a MultiTrack interconnect to route as a logic array-generated global clock signal.

The global clock network drives to individual LAB column signals, LAB column clocks [3..0], that span an entire LAB column from the top to bottom of the device. Unused global clocks or control signals in a LAB column are turned off at the LAB column clock buffers shown in Figure 2–14. The LAB column clocks [3..0] are multiplexed down to two LAB clock signals and one LAB clear signal. Other control signal types route from the global clock network into the LAB local interconnect. See "LAB Control Signals" on page 2–6 for more information.



#### Notes to Figure 2–14:


- (1) LAB column clocks in I/O block regions provide high fan-out output enable signals.
- (2) LAB column clocks drive to the UFM block.

# User Flash Memory Block

MAX II devices feature a single UFM block, which can be used like a serial EEPROM for storing non-volatile information up to 8,192 bits. The UFM block connects to the logic array through the MultiTrack interconnect, allowing any LE to interface to the UFM block. Figure 2–15 shows the UFM block and interface signals. The logic array is used to create customer interface or protocol logic to interface the UFM block data outside of the device. The UFM block offers the following features:

- Non-volatile storage up to 16-bit wide and 8,192 total bits
- Two sectors for partitioned sector erase
- Built-in internal oscillator that optionally drives logic array
- Program, erase, and busy signals
- Auto-increment addressing
- Serial interface to logic array with programmable interface

Figure 2–15. UFM Block & Interface Signals



### **UFM Storage**

Each device stores up to 8,192 bits of data in the UFM block. Table 2–3 shows the data size, sector, and address sizes for the UFM block.

Table 2–3. UFM Array Size								
Device	Total Bits	Sectors	Address Bits	Data Width				
EPM240 EPM570 EPM1270 EPM2210	8,192	2 (4,096 bits/sector)	9	16				

There are 512 locations with 9-bit addressing ranging from 000h to 1FFh. Sector 0 address space is 000h to 0FFh and Sector 1 address space is from 100h to 1FFh. The data width is up to 16 bits of data. The Quartus II software automatically creates logic to accommodate smaller read or program data widths. Erasure of the UFM involves individual sector erasing (i.e., one erase of sector 0 and one erase of sector 1 is required to erase the entire UFM block). Since sector erase is required before a program or write, having two sectors enables a sector size of data to be left untouched while the other sector is erased and programmed with new data.

## **Internal Oscillator**

As shown in Figure 2–15, the dedicated circuitry within the UFM block contains an oscillator. The dedicated circuitry uses this internally for its read and program operations. This oscillator's divide by 4 output can be driven out of the UFM block to the logic array for interface logic clock source or for general-purpose logic clocking. The OSC output signal frequency ranges from 4.8 to 8.4 MHz (preliminary), and its exact frequency is not programmable.

## Program, Erase & Busy Signals

The UFM block's dedicated circuitry automatically generates the necessary internal program and erase algorithm once the PROGRAM or ERASE input signals have been asserted. The PROGRAM or ERASE signal must be asserted until the busy signal deasserts, indicating the UFM internal program or erase operation has completed. The UFM block also supports JTAG as the interface for programming and/or reading.



For more information on programming and erasing the UFM block, see Chapter 10, Using User Flash Memory in MAX II Devices.

## **Auto-Increment Addressing**

The UFM block supports standard read or stream read operations. The stream read is supported with a auto-increment address feature. Deasserting the ARSHIFT signal while clocking the ARCLK signal increments the address register value to read consecutive locations from the UFM array.

# **Serial Interface**

The UFM block supports a serial interface with serial address and data signals. The internal shift registers within the UFM block for address and data are 9 bits and 16 bits wide, respectively. The Quartus II software automatically generates interface logic in LEs for a parallel address and data interface to the UFM block. Other standard protocol interfaces such as SPI are also automatically generated in LE logic by the Quartus II software.



For more information on the UFM interface signals and the Quartus II LE-based alternate interfaces, see Chapter 10, Using User Flash Memory in MAX II Devices.

# **UFM Block to Logic Array Interface**

The UFM block is a small partition of the flash memory which contains the configuration flash memory block as shown in Figures 2–1 and 2–2. The UFM block for the EPM240 device is located on the left side of the device adjacent to the left most LAB column. The UFM block for the EPM570, EPM1270, and EPM2210 devices is located on the bottom left portion of the device. The UFM input and output signals interface to all types of interconnects (R4 interconnect, C4 interconnect, and DirectLink interconnect to/from adjacent LAB rows). The UFM signals can also be driven from global clocks, GCLK[3..0]. The interface region for the EPM240 device is shown in Figure 2–16. The interface regions for EPM570, EPM1270, and EPM2210 devices are shown in Figure 2–17.




Figure 2–16. EPM240 UFM Block LAB Row Interface Note (1)

#### *Note to Figure 2–16:*

(1) The UFM block inputs and outputs can drive to/from all types of interconnects, not only DirectLink interconnects from adjacent row LABs.






Figure 2–17. EPM570, EPM1270 & EPM2210 UFM Block LAB Row Interface

# **MultiVolt Core**

The MAX II architecture supports the MultiVolt<sup>TM</sup> core feature, which allows MAX II devices to support multiple V<sub>CC</sub> levels on the V<sub>CCINT</sub> supply. An internal voltage regulator provides the necessary 1.8-V internal voltage supply to the device. The voltage regulator supports 3.3-V or 2.5-V supplies on its inputs to supply the 1.8-V internal voltage to the device, as shown in Figure 2–18. The voltage regulator is not guaranteed for voltages that are between the maximum recommended 2.5-V operating voltage and the minimum recommended 3.3-V operating voltage.

For external 1.8-V supplies, MAX II devices with a "G" designation in the ordering code are required. The voltage regulator on these devices is bypassed to support the 1.8-V V<sub>CC</sub> external supply path to the 1.8-V internal supply. Contact Altera for latest information regarding MAX II "G" devices.





# I/O Structure

IOEs support many features, including:

- LVTTL and LVCMOS I/O standards
- 3.3-V, 32-bit, 33-MHz PCI compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Programmable drive strength control
- Weak pull-up resistors during power-up and in system programming
- Slew-rate control
- Tri-state buffers with individual output enable control
- Bus-hold circuitry
- Programmable pull-up resistors in user mode
- Unique output enable per pin
- Open-drain outputs
- Schmitt trigger inputs
- Fast I/O connection

MAX II device IOEs contain a bidirectional I/O buffer. Figure 2–19 shows the MAX II IOE structure. Registers from adjacent LABs can drive to or be driven from the IOE's bidirectional I/O buffers. The Quartus II software automatically attempts to place registers in the adjacent LAB with fast I/O connection to achieve the fastest possible clock-to-output and registered output enable timing. For input registers, the Quartus II software automatically routes the register to guarantee zero hold time. You can set timing assignments in the Quartus II software to achieve desired I/O timing.

### Fast I/O Connection

Figure 2–19. MAX II IOE Structure

A dedicated fast I/O connection from the adjacent LAB to the IOEs within an I/O block provides faster output delays for clock-to-output and  $t_{PD}$  propagation delays. This connection exists for data output signals, not output enable signals or input signals. Figures 2–20, 2–21, and 2–22 illustrate the fast I/O connection.


Data in Fast out Data out OE DEV OE Optional PCI Clamp (1) Programmable V<sub>CCIO</sub> V<sub>CCIO</sub> Pull-Up I/O Pin Optional Bus-Hold Drive Strength Control Circuit Open-Drain Output Slew Control Optional Schmitt Trigger Input Note to Figure 2–19: Available in EPM1270 and EPM2210 devices only. (1)

### I/O Blocks

The IOEs are located in I/O blocks around the periphery of the MAX II device. There are up to seven IOEs per row I/O block (5 maximum in the EPM240 device) and up to four IOEs per column I/O block. Each column or row I/O block interfaces with its adjacent LAB and MultiTrack

interconnect to distribute signals throughout the device. The row I/O blocks drive row, column, or DirectLink interconnects. The column I/O blocks drive column interconnects.

Figure 2–20 shows how a row I/O block connects to the logic array.



#### Note to Figure 2–20:

(1) Each of the seven IOEs in the row I/O block can have one data\_out or fast\_out output, one OE output, and one data\_in input.

Figure 2–21 shows how a column I/O block connects to the logic array.




Figure 2–21. Column I/O Block Connection to the Interconnect Note (1)

#### *Note to Figure 2–21:*

(1) Each of the four IOEs in the column I/O block can have one data\_out or fast\_out output, one OE output, and one data\_in input.

#### I/O Standards & Banks

MAX II device IOEs support the following I/O standards:



1.8-V LVTTL/LVCMOS

1.5-V LVCMOS

3.3-V PCI

Table 2-4 describes the I/O standards supported by MAX II devices.

Table 2–4. MAX II I/O Standards							
I/O Standard Type Output Suppl (V <sub>CCIO</sub> )							
3.3-V LVTTL/LVCMOS	Single-ended	3.3					
2.5-V LVTTL/LVCMOS	Single-ended	2.5					
1.8-V LVTTL/LVCMOS	Single-ended	1.8					
1.5-V LVCMOS	Single-ended	1.5					
3.3-V PCI (1)	Single-ended	3.3					

Note to Table 2–4:

(1) 3.3-V PCI is supported in Bank 3 of the EPM1270 and EPM2210 devices.

The EPM240 and EPM570 devices support two I/O banks, as shown in Figure 2–22. Each of these banks support all the LVTTL and LVCMOS standards shown in Table 2–4. PCI I/O is not supported in these devices and banks.

I/O Bank 1 //O Bank 1 //O Bank 1 //O Bank 1 //O Bank 2 //O Ban


Figure 2–22. MAX II I/O Banks for EPM240 & EPM570 Notes (1), (2)

#### Notes to Figure 2–22:

- (1) Figure 2–22 is a top view of the silicon die.
- (2) Figure 2–22 is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.

The EPM1270 and EPM2210 devices support four I/O banks, as shown in Figure 2–23. Each of these banks support all of the LVTTL and LVCMOS standards shown in Table 2–4. PCI I/O is supported in Bank 3. Bank 3 supports the PCI clamping diode on inputs and PCI drive compliance on outputs. You must use Bank 3 for designs requiring PCI compliant I/O pins. The Quartus II software automatically places I/O pins in this bank if assigned with the PCI I/O standard.

Figure 2–23. MAX II I/O Banks for EPM1270 & EPM2210 Notes (1), (2)





Notes to Figure 2–23:

- (1) Figure 2-23 is a top view of the silicon die.
- (2) Figure 2–23 is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.

Each I/O bank has dedicated VCCIO pins which determine the voltage standard support in that bank. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard. Each I/O bank can support multiple standards with the same  $V_{\rm CCIO}$  for input and output pins. For example, when  $V_{\rm CCIO}$  is 3.3 V, Bank 3 can support LVTTL, LVCMOS, and 3.3-V PCI.  $V_{\rm CCIO}$  powers both the input and output buffers in MAX II devices.

The JTAG pins for MAX II devices are dedicated pins that cannot be used as regular I/O pins. The pins TMS, TDI, TDO, and TCK support all the I/O standards shown in Table 2–4 on page 2–32 except for PCI. These pins reside in Bank 1 for all MAX II devices and their I/O standard support is controlled by the V<sub>CCIO</sub> setting for Bank 1.

#### PCI Compliance

MAX II EPM1270 and EPM2210 devices are compliant with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision* 2.2. These devices are also large enough to support PCI intellectual property (IP) cores. Table 2–5 shows the MAX II device speed grades that meet the PCI timing specifications.

Table 2–5. MAX II Devices & Speed Grades that Support 3.3-V PCI ElectricalSpecifications & Meet PCI TimingNote (1)

Device	33-MHz PCI
EPM1270	All Speed Grades
EPM2210	All Speed Grades

Note to Table 2–5:

(1) This table contains preliminary information.

# Schmitt Trigger

The input buffer for each MAX II device I/O pin has an optional Schmitt trigger setting for the 3.3-V and 2.5-V standards. The Schmitt trigger allows input buffers to respond to slow input edge rates with a fast output edge rate. Most importantly, Schmitt triggers provide hysteresis on the input buffer, preventing slow rising noisy input signals from ringing or oscillating on the input signal driven into the logic array. This provides system noise tolerance on MAX II inputs, but adds a small, nominal input delay.

The JTAG input pins (TMS, TCK, and TDI) have Schmitt trigger buffers which are always enabled.

# **Output Enable Signals**

Each MAX II IOE output buffer supports output enable signals for tristate control. The output enable signal can originate from the GCLK[3..0] global signals or from the MultiTrack interconnect. The MultiTrack interconnect routes output enable signals and allows for a unique output enable for each output or bidirectional pin. MAX II devices also provide a chip-wide output enable pin (DEV\_OE) to control the output enable for every output pin in the design. An option set before compilation in the Quartus II software controls this pin. If this option is turned on, all outputs on the chip operate normally when DEV\_OE is asserted. When the pin is de-asserted, all outputs are tri-stated. If this option is turned off, the DEV\_OE pin is disabled when the device operates in user mode and is available as a user I/O pin.

#### **Programmable Drive Strength**

The output buffer for each MAX II device I/O pin has two levels of programmable drive strength control for each of the LVTTL and LVCMOS I/O standards. Programmable drive strength provides system noise reduction control for high performance I/O designs. Although a separate slew-rate control feature exists, using the lower drive strength setting provides signal slew rate control to reduce system noise and signal overshoot without the large delay adder associated with the slew-rate control feature. Table 2–6 shows the possible settings for the I/O standards with drive strength control. The PCI I/O standard is always set at 20 mA with no alternate setting.

Table 2–6. Programmable Drive Strength     Note (1)						
I/O Standard I <sub>OH</sub> /I <sub>OL</sub> Current Strength Setting (mA)						
3.3-V LVTTL	16					
	8					
3.3-V LVCMOS	8					
	4					
2.5-V LVTTL/LVCMOS	14					
	7					
1.8-V LVTTL/LVCMOS	6					
	3					
1.5-V LVCMOS	4					
	2					

#### Note to Table 2–6:

(1) The I<sub>OH</sub> current strength numbers shown are for a condition of a V<sub>OUT</sub> = V<sub>OH</sub> minimum, where the V<sub>OH</sub> minimum is specified by the I/O standard. The I<sub>OL</sub> current strength numbers shown are for a condition of a V<sub>OUT</sub> = V<sub>OL</sub> maximum, where the V<sub>OL</sub> maximum is specified by the I/O standard. For 2.5-V LVTTL/LVCMOS, the I<sub>OH</sub> condition is V<sub>OUT</sub> = 1.7 V and the I<sub>OL</sub> condition is V<sub>OUT</sub> = 0.7 V.

# **Slew-Rate Control**

The output buffer for each MAX II device I/O pin has a programmable output slew-rate control that can be configured for low noise or highspeed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal output delay to rising and falling edges. The lower the voltage standard (e.g., 1.8-V LVTTL) the larger the output delay when slow slew is enabled. Each I/O pin has an individual slewrate control, allowing the designer to specify the slew rate on a pin-by-pin basis. The slew-rate control affects both the rising and falling edges.

# **Open-Drain Output**

MAX II devices provide an optional open-drain (equivalent to opencollector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. This output can also provide an additional wired-OR plane.

## **Programmable Ground Pins**

Each unused I/O pin on MAX II devices can be used as an additional ground pin. This programmable ground feature does not require the use of the associated LEs in the device. In the Quartus II software, unused pins can be set as programmable GND on a global default basis or they can be individually assigned. Unused pins also have the option of being set as tri-stated input pins.

# **Bus Hold**

Each MAX II device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not necessary to hold a signal level when the bus is tri-stated.

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. The designer can select this feature individually for each I/O pin. The bus-hold output will drive no higher than  $V_{CCIO}$  to prevent overdriving signals. If the bus-hold feature is enabled, the device cannot use the programmable pull-up option.

The bus-hold circuitry uses a resistor with a nominal resistance (RBH) of approximately 5 to 15 k $\Omega$  to pull the signal level to the last driven state. Table 5–11 on page 5–6 gives the specific sustaining current for each V<sub>CCIO</sub> voltage level driven through this resistor and overdrive current used to identify the next-driven input level.

The bus-hold circuitry is only active after the device has fully initialized. The bus-hold circuit captures the value on the pin present at the moment user mode is entered.

### **Programmable Pull-Up Resistor**

Each MAX II device I/O pin provides an optional programmable pull-up resistor during user mode. If the designer enables this feature for an I/O pin, the pull-up resistor (approximately 5 to 15 k $\Omega$ ) holds the output to the V<sub>CCIO</sub> level of the output pin's bank.

### MultiVolt I/O Interface

The MAX II architecture supports the MultiVolt I/O interface feature, which allows MAX II devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation (VCCINT), and four sets for input buffers and I/O output driver buffers (VCCIO).

Connect VCCIO pins to either a 1.5-V, 1.8 V, 2.5-V, or 3.3-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply (i.e., when VCCIO pins are connected to a 1.5-V power supply, the output levels are compatible with 1.5-V systems). When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems. Table 2–7 summarizes MAX II MultiVolt I/O support.

Table 2–7. MAX II MultiVolt I/O Support     Note (1)										
V <sub>ccio</sub> (V)	V) Input Signal						0	utput Signal		
	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5	~	$\checkmark$	<ul> <li>(2)</li> </ul>	<ul> <li>(2)</li> </ul>		$\checkmark$				
1.8		$\checkmark$	$\checkmark$	$\checkmark$		🗸 (3)	$\checkmark$			
2.5			$\checkmark$	$\checkmark$		<ul><li>✓ (4)</li></ul>	<ul><li>✓ (4)</li></ul>	$\checkmark$		
3.3			🗸 (5)	$\checkmark$	🗸 (6)	<ul> <li>(7)</li> </ul>	<ul> <li>(7)</li> </ul>	<ul> <li>(7)</li> </ul>	$\checkmark$	🗸 (8)

Notes to Table 2–7:

 To drive inputs higher than V<sub>CCIO</sub> but less than 4.0 V including the overshoot, disable the PCI clamping diode. However, to drive 5.0-V inputs to the device, enable the PCI clamping diode to prevent V<sub>1</sub> from rising above 4.0 V.

(2) When  $V_{CCIO} = 1.5$ -V and a 2.5-V or 3.3-V input signal feeds an input pin, higher pin leakage current is expected.

(3) When  $V_{CCIO} = 1.8$ -V, a MAX II device can drive a 1.5-V device with 1.8-V tolerant inputs.

(4) When V<sub>CCIO</sub> = 2.5-V, a MAX II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.

(5) When V<sub>CCIO</sub> = 3.3-V and a 2.5-V input signal feeds an input pin, the VCCIO supply current will be slightly larger than expected.

(6) MAX II devices can be 5.0-V tolerant with the use of an external resistor and the internal PCI clamp diode on the EPM1270 and EPM2210 devices.

(7) When V<sub>CCIO</sub> = 3.3-V, a MAX II device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.

(8) When  $V_{CCIO}$  = 3.3-V, a MAX II device can drive a device with 5.0-V TTL inputs but not 5.0-V CMOS inputs. In the case of 5.0V CMOS, open-drain setting with internal PCI clamp diode (available only on EPM1270 and EPM2210 devices) and external resistor is required.



# Chapter 3. JTAG & In-System Programmability

MII51003-1.0

# IEEE Std. 1149.1 (JTAG) Boundary Scan Support

All MAX<sup>®</sup> II devices provide Joint Test Action Group (JTAG) boundaryscan test (BST) circuitry that complies with the IEEE Std. 1149.1-2001 specification. JTAG boundary-scan testing can be performed at any time after  $V_{CCINT}$  and  $V_{CCIO1}$  have been fully powered. MAX II devices can also use the JTAG port for in-system programming together with either the Quartus<sup>®</sup> II software or hardware using Programming Object Files (**.pof**), Jam<sup>TM</sup> Standard Test and Programming Language (STAPL) Files (**.jam**) or Jam Byte-Code Files (**.jbc**).

The JTAG pins support 1.5-V, 1.8-V, 2.5-V, or 3.3-V I/O standards. The supported voltage level and standard is determined by the  $V_{\rm CCIO}$  of the bank where it resides. The dedicated JTAG pins reside in Bank 1 of all MAX II devices.

MAX II devices support the JTAG instructions shown in Table 3–1.

Table 3–1. MAX II JTA	Table 3–1. MAX II JTAG Instructions (Part 1 of 2)					
JTAG Instruction	Instruction Code	Description				
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.				
EXTEST (1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.				
BYPASS	11 1111 1111	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation.				
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. This register defaults to all 1's if not specified in the Quartus II software.				
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.				
HIGHZ (1)	00 0000 1011	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.				

Table 3–1. MAX II JTA	Table 3–1. MAX II JTAG Instructions (Part 2 of 2)							
JTAG Instruction	Instruction Code	Description						
Clamp (1)	00 0000 1010	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary scan test data to pass synchronously through selected devices to adjacent devices during normal device operation, while holding I/O pins to a state defined by the data in the boundary-scan register.						
USER0	00 0000 1100	This instruction allows the user to define their own scan chain between TDI and TDO in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.						
USER1	00 0000 1110	This instruction allows the user to define their own scan chain between TDI and TDO in the MAX II logic array. This instruction is also used for custom logic and JTAG interfaces.						
IEEE 1532 instructions	(2)	IEEE 1532 ISC instructions used when programming a MAX II device via the JTAG port.						

#### Notes to Table 3–1:

(1) HIGHZ, CLAMP, and EXTEST instructions do not disable weak pull-up resistors or bus hold features.

(2) These instructions are shown in the 1532 BSDL files, which will be posted on the Altera<sup>®</sup> web site at www.altera.com when they are available.

The MAX II device instruction register length is 10 bits and the USERCODE register length is 32 bits. Tables 3–2 and 3–3 show the boundary-scan register length and device IDCODE information for MAX II devices.

Table 3–2. MAX II Boundary-Scan Register Length					
Device Boundary-Scan Register Length					
EPM240	240				
EPM570	480				
EPM1270	636				
EPM2210	816				

Table 3–3. 32-Bit MAX II Device IDCODE								
Device	Version (4 Bits)	Part NumberManufacturer Identity (11 Bits)LSB (1 Bit) (2)		HEX IDCODE				
EPM240	0000	0010 0000 1010 0001	000 0110 1110	1	0x020A10DD			
EPM570	0000	0010 0000 1010 0010	000 0110 1110	1	0x020A20DD			
EPM1270	0000	0010 0000 1010 0011	000 0110 1110	1	0x020A30DD			

Table 3–3. 32-Bit MAX II Device IDCODE								
	Binary IDCODE (32 Bits) (1)							
Device	Version (4 Bits)	HEX IDCODE						
EPM2210	0000	0010 0000 1010 0100	000 0110 1110	1	0x020A40DD			

Notes to Table 3–2:

(1) The most significant bit (MSB) is on the left.

(2) The IDCODE's least significant bit (LSB) is always 1.

For JTAG AC characteristics, refer to Chapter 5, DC & Switching Characteristics. For more information on JTAG BST, see Chapter 14, IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices.

## **JTAG Translator**

The JTAG translator feature allows you to access the JTAG TAP and state signals when either the USER0 or USER1 instruction is issued to the JTAG TAP. The USER0 and USER1 instructions bring the JTAG boundary scan chain (TDI) through the user logic instead of the MAX II device's boundary scan cells. Each USER instruction allows for one unique user-defined JTAG chain into the logic array.

### General-Purpose Flash Loader

The JTAG translator ability to interface JTAG to non-JTAG devices is ideal for general-purpose flash memory devices (such as Intel or Fujitsu based devices) that require programming during in-circuit test. The flash memory devices can be used for FPGA configuration or be part of system memory. In many cases, the MAX II device is already connected to these devices as the configuration control logic between the FPGA and the flash device. Unlike ISP-capable CPLD devices, bulk flash devices do not have JTAG TAP pins or connections. For small flash devices, it is common to use the serial JTAG scan chain of a connected device to program the non-JTAG flash device. This is slow and inefficient in most cases and impractical for large parallel flash devices. Using the MAX II device's JTAG translator as a general-purpose flash loader to program and verify flash contents provides a fast and cost-effective means of in-circuit programming during test. Figure 3–1 shows MAX II being used as a general-purpose flash loader.




Figure 3–1. MAX II JTAG Translator as General-Purpose Flash Loader

#### Notes to Figure 3–1:

- (1) This block is implemented in LEs.
- (2) This function will be supported in a future version of the Quartus II software.

# In System Programmability

MAX II devices can be programmed in-system via the industry standard 4-pin IEEE Std. 1149.1 (JTAG) interface. In system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The logic, circuitry, and interconnects in the MAX II architecture are configured with flash-based SRAM configuration elements. These SRAM elements require configuration data to be loaded each time the device is powered. The process of loading the SRAM data is called configuration. The on-chip configuration flash memory block stores the SRAM element's configuration data. The configuration flash memory block stores the design's configuration pattern in a reprogrammable flash array. During ISP, the MAX II JTAG and ISP circuitry programs the design pattern into the configuration flash memory block's non-volatile flash array.

The MAX II JTAG and ISP controller internally generate the high programming voltages required to program the configuration flash memory cells, allowing in-system programming with any of the recommended operating external voltage supplies (i.e., 3.3 V/2.5 V or 1.8 V). ISP can be performed anytime after V<sub>CCINT</sub> and V<sub>CCIO</sub> for bank 1 have been fully powered and the device has completed the configuration

power-up time. During in-system programming, the I/O pins are tristated and weakly pulled-up to  $V_{CCIO}$  to eliminate board conflicts. The pull-up value ranges from 5 to 15  $k\Omega$ 

These devices also offer an ISP\_DONE bit that provides safe operation when in-system programming is interrupted. This ISP\_DONE bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

# IEEE 1532 Support

The JTAG circuitry and ISP instruction set in MAX II devices is compliant to the IEEE 1532-2002 programming specification. This provides industry-standard hardware and software for in-system programming among multiple vendor programmable logic devices (PLDs) in a JTAG chain.

The MAX II 1532 BSDL files will be released on the Altera web site when available.

## Jam Standard Test & Programming Language (STAPL)

The Jam STAPL JEDEC standard, JESD71, can be used to program MAX II devices with in-circuit testers, PCs, or embedded processors. The Jam byte code is also supported for MAX II devices. These software programming protocols provide a compact embedded solution for programming MAX II devices.



For more information, see Chapter 15, Using Jam STAPL for ISP via an Embedded Processor.

### **Programming Sequence**

During in-system programming, 1532 instructions, addresses, and data are shifted into the MAX II device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data. Programming a pattern into the device requires the following six ISP steps. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6. These steps are automatically executed by third-party programmers, the Quartus® II software, or the Jam STAPL and Jam Byte-Code Players.

- 1. *Enter ISP* The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode.
- 2. *Check ID* Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase* Erasing the device in-system involves shifting in the instruction to erase the device and applying an erase pulse(s). The erase pulse is automatically generated internally by waiting in the run/test/idle state for the specified erase pulse time of 350 ms.
- 4. *Program* Programming the device in-system involves shifting in the address, data, and program instruction and generating the program pulse to program the flash cells. The program pulse is automatically generated internally by waiting in the run/test/idle state for the specified program pulse time of 75 µs. This process is repeated for each address in the configuration flash memory block.
- 5. *Verify* Verifying a MAX II device in-system involves shifting in addresses, applying the verify instruction to generate the read pulse, and shifting out the data for comparison. This process is repeated for each configuration flash memory address.
- 6. *Exit ISP* An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode.

For TCK frequencies of 10 MHz, the erase and programming takes less than one second for EPM240 and EPM570 devices. Erase and programming times are less than two seconds for EPM1270 and less than three seconds for the EPM2210 devices. The TCK frequency can operate at up to 25 MHz in MAX II devices providing slight improvements in these ISP times.

## **UFM Programming**

The Quartus II software, with the use of POF, Jam, or JBC files, supports programming of each user flash memory (UFM) block sector independent from the logic array design pattern stored in the configuration flash memory block. This allows updating or reading UFM contents through ISP without altering the current logic array design, or vice versa. By default, these programming files and methods will program both the entire flash memory contents, which includes the configuration flash memory block and UFM contents. The stand-alone embedded Jam STAPL player and Jam Byte-Code Player provides action commands for programming or reading the entire flash memory (UFM and configuration flash memory together or each independently).



For more information, Chapter 15, Using Jam STAPL for ISP via an Embedded Processor.

# **Real-Time ISP**

The real-time ISP feature allows you to program the configuration flash memory block using ISP with new information while the current design operates in the SRAM logic array and I/O pins. After the configuration flash memory block has configured the SRAM-based logic array and I/O pins at power-up, the configuration flash memory block is ready for a new programming file update. With real-time ISP, the new programming file is updated into the MAX II device without halting the original design's operation, saving down-time costs for remote or field upgrades. The updated configuration flash memory block configures the new design into the SRAM upon the next power cycle. It is also possible to execute an immediate configuration of the SRAM without a power cycle by using a specific sequence of ISP commands. The configuration of SRAM without a power cycle takes a specific amount of time (t<sub>CONFIG</sub>). During this time, the I/O pins are tri-stated and weakly pulled-up to  $V_{CCIO}$ .

The Quartus II software, Jam STAPL player, and Jam Byte-Code Player provides the designer with the option to control real-time ISP (if used) and allows the designer to control the timeline of new design configuration into the SRAM (immediately or upon next power cycle).

# **Design Security**

All MAX II devices contain a programmable security bit that controls access to the data programmed into the configuration flash memory block. When this bit is programmed, design programming information, stored in the configuration flash memory block, cannot be copied or retrieved. This feature provides a high level of design security because programmed data within flash memory cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is erased. The SRAM is also invisible and cannot be accessed regardless of the security bit setting. The UFM block data is not protected by the security bit and is accessible through JTAG or logic array connections.

# Programming with External Hardware

MAX II devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera® ByteblasterMV<sup>TM</sup>, MasterBlaster<sup>TM</sup>, ByteBlaste<sup>TM</sup>r II, and USB-Blaster cables, and through the universal serial bus (USB)-based Altera Programming Unit (APU) with the appropriate adapter.

BP Microsystems, System General, and other programming hardware manufacturers provide programming support for Altera devices. Check their web sites for device support information.



# Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices

#### MII51004-1.0

# **Hot Socketing**

MAX<sup>®</sup> II devices offer hot socketing, also known as hot plug-in or hot swap, and power sequencing support. Designers can insert or remove a MAX II board in a system during operation without undesirable effects to the system bus. The hot socketing feature removes some of the difficulty designers face when using components on printed circuit boards (PCBs) that contain a mixture of 3.3-, 2.5-, 1.8-, and 1.5-V devices.

The MAX II device hot socketing feature provides:

- Board or device insertion and removal
- Support for any power-up sequence
- Non-intrusive I/O buffers to system buses during hot insertion

## **MAX II Hot-Socketing Specifications**

MAX II devices offer all three of the features required for hot socketing capability listed above without any external components or special design requirements. The following are hot-socketing specifications:

- The device can be driven before and during power-up or powerdown without any damage to the device itself.
- I/O pins remain tri-stated during power-up. The device does not drive out before or during power-up, thereby affecting other buses in operation.
- Signal pins do not drive the V<sub>CCIO</sub> or V<sub>CCINT</sub> power supplies. External input signals to I/O pins of the device do not internally power the V<sub>CCIO</sub> or V<sub>CCINT</sub> power supplies of the device via internal paths.

#### Devices Can Be Driven before Power-Up

Signals can be driven into the MAX II device I/O pins and GCLK[3..0] pins before or during power-up or power-down without damaging the device. MAX II devices support any power-up or power-down sequence ( $V_{CCIO1}$ ,  $V_{CCIO2}$ ,  $V_{CCIO3}$ ,  $V_{CCIO4}$ ,  $V_{CCINT}$ ), simplifying system-level design.

#### I/O Pins Remain Tri-Stated during Power-Up

A device that does not support hot-socketing may interrupt system operation or cause contention by driving out before or during power-up. In a hot socketing situation, the MAX II device's output buffers are turned off during system power-up. MAX II devices do not drive out until the device attains proper operating conditions and is fully configured. See "Power-On Reset Circuitry" on page 4–6 for information about turn-on voltages.

#### Signal Pins Do Not Drive the V<sub>CCIO</sub> or V<sub>CCINT</sub> Power Supplies

MAX II devices do not have a current path from I/O pins or GCLK[3..0] pins to the  $V_{CCIO}$  or  $V_{CCINT}$  pins before or during power-up. A MAX II device may be inserted into (or removed from) a system board that was powered up without damaging or interfering with system-board operation. When hot socketing, MAX II devices may have a minimal effect on the signal integrity of the backplane.

#### AC & DC Specifications


You can power up or power down the  $V_{CCIO}$  and  $V_{CCINT}$  pins in any sequence. There are no  $V_{CC}$  ramp rate requirements for MAX II devices. During hot socketing, the I/O pin capacitance is less than 8 pF. MAX II devices meet the following hot socketing specification:

- The hot socketing DC specification is  $|I_{IOPIN}| < 300 \,\mu$ A.
- The hot socketing AC specification is dependent on the signal voltages and board capacitance:  $|I_{IOPIN}| < (\Delta v / \Delta t) \times capacitance$  where capacitance is the sum of I/O pin, trace, and connector capacitance.
- MAX II devices are immune to latch-up when hot socketing.

### Hot Socketing Feature Implementation in MAX II Devices

The hot socketing feature turns off (tri-states) the output buffer during the power-up event (either  $V_{CCINT}$  or  $V_{CCIO}$  supplies) or power down. The hot-socket circuit generates an internal HOTSCKT signal when either  $V_{CCINT}$  or  $V_{CCIO}$  is below the threshold voltage. The HOTSCKT signal cuts off the output buffer to make sure that no DC current (except for weak pull-up leaking) leaks through the pin. When  $V_{CC}$  ramps up very slowly,  $V_{CC}$  may still be relatively low even after the power-on reset (POR) signal is released and device configuration is complete.

Each I/O and clock pin has the following circuitry, as shown in Figure 4–1.






The POR circuit monitors  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels and keeps I/O pins tri-stated until the device has completed its flash memory configuration of the SRAM logic. The weak pull-up resistor (R) from the I/O pin to  $V_{CCIO}$  is present to keep the I/O pins from floating. The 3.3-V tolerance control circuit permits the I/O pins to be driven by 3.3 V before  $V_{CCIO}$  and/or  $V_{CCINT}$  are powered, and it prevents the I/O pins from driving out when the device is not fully powered or operational. The hotsocket circuit prevents I/O pins from internally powering  $V_{CCIO}$  and  $V_{CCINT}$  when driven by external signals before the device is powered.



For information on 5.0-V tolerance, See Chapter 9, Using MAX II Devices in Multi-Voltage Systems.


Figure 4–2 shows a transistor level cross section of the MAX II device I/O buffers. This design ensures that the output buffers do not drive when  $V_{\rm CCIO}$  is powered before  $V_{\rm CCINT}$  or if the I/O pad voltage is higher than  $V_{\rm CCIO}$ . This also applies for sudden voltage spikes during hot insertion. The  $V_{\rm PAD}$  leakage current charges the 3.3-V tolerant circuit capacitance.



The CMOS output drivers in the I/O pins intrinsically provide electrostatic discharge (ESD) protection. There are two cases to consider for ESD voltage strikes: positive voltage zap and negative voltage zap.


A positive ESD voltage zap occurs when a positive voltage is present on an I/O pin due to an ESD charge event. This can cause the N+ (Drain)/P-Substrate junction of the N-channel drain to break down and the N+ (Drain)/P-Substrate/N+ (Source) intrinsic bipolar transistor turns on to discharge ESD current from I/O pin to GND. The dashed line (see Figure 4–3) shows the ESD current discharge path during a positive ESD zap.

Figure 4–2. Transistor-Level Diagram of MAX II Device I/O Buffers



When the I/O pin receives a negative ESD zap at the pin that is less than -0.7 V (0.7 V is the voltage drop across a diode), the intrinsic P-Substrate/N+ drain diode is forward biased. Hence, the discharge ESD current path is from GND to the I/O pin, as shown in Figure 4–4.






## Power-On Reset Circuitry

MAX II devices have POR circuits to V<sub>CCINT</sub> and V<sub>CCIO</sub> voltage levels during power-up. The POR circuit monitors these voltages triggering download from the non-volatile configuration flash memory block to the SRAM logic maintaining tri-state of the I/O pins before and during this process. When the MAX II device enters user mode, the POR circuit releases the I/O pins to user functionality and continues to monitor the V<sub>CCINT</sub> voltage level to detect a brown-out condition. If there is a V<sub>CCINT</sub> voltage sag below the MAX II operational level during user mode, the POR circuit resets the device and re-triggers an SRAM download. The I/O bank V<sub>CCIO</sub> levels are not monitored after initial power-up and transition into user mode functionality.

## **Power-Up Characteristics**

When power is applied to a MAX II device, the POR circuit monitors  $V_{CCINT}$  and begins SRAM download at a maximum voltage of 2.375 V, or 1.71 V for MAX II devices with a "G" ordering code. From this voltage reference, SRAM download and entry into user mode takes 100 to 300 µs maximum depending on device density. Entry into user mode is gated by whether all  $V_{CCIO}$  banks are powered with sufficient operating voltage. If  $V_{CCINT}$  and  $V_{CCIO}$  are powered simultaneously, the device enters user mode within the 100 to 300 µs specifications. If  $V_{CCIO}$  is powered more

than 100 to 300  $\mu$ s after V<sub>CCINT</sub>, the device does not enter user mode until 2  $\mu$ s after all V<sub>CCIO</sub> pins are powered. Figure 4–5 shows the device behavior during power-up.



#### Notes to Figure 4-5:

- (1) Figure 4–5 assumes all V<sub>CCIO</sub> banks power simultaneously with the V<sub>CCINT</sub> profile shown. If not,  $t_{CONFIG}$  stretches out until all V<sub>CCIO</sub> banks are powered.
- (2) Voltages for  $t_{\text{CONFIG}}$  begin and user mode operation exit are maximum numbers.
- (3) The device is still operational for brown-out conditions down to 1.6 V, but does not meet specifications which are defined by the recommended operating condition ranges of  $V_{CCINT}$  and  $V_{CCIO}$ .
- After SRAM configuration, all registers in the device are cleared and released into user function before I/O tri-states are released. To release clears after tri-states are released, use the DEV\_CLRn pin option. To hold the tri-states beyond the power-up configuration time, use the DEV\_OE pin option.



# Chapter 5. DC & Switching Characteristics

MII51005-1.0

## Operating Conditions

Tables 5–1 through 5–13 provide information on absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for MAX<sup>®</sup> II devices.

## **Absolute Maximum Ratings**

Table 5–1 shows the absolute maximum ratings for the MAX II device family.

Table 5–1.	Table 5–1. MAX II Device Absolute Maximum Ratings       Notes (1), (2)								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>CCINT</sub>	Internal Supply voltage (3)	With respect to ground	-0.5	4.6	V				
V <sub>CCIO</sub>	I/O Supply Voltage		-0.5	4.6	V				
VI	DC input voltage		-2.0	4.6	V				
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA				
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C				
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	TQFP and BGA packages under bias		135	°C				

## **Recommended Operating Conditions**

Table 5–2 shows the MAX II device family recommended operating conditions.

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCINT</sub>	3.3-V supply voltage for internal logic and ISP		3.00	3.60	V
	2.5-V supply voltage for internal logic and ISP		2.375	2.625	V
	1.8-V supply voltage for internal logic and ISP (MAX II devices with "G" ordering code)		1.71	1.89	V
V <sub>CCIO</sub>	Supply voltage for I/O buffers, 3.3-V operation		3.00	3.60	V
	Supply voltage for I/O buffers, 2.5-V operation		2.375	2.625	V
	Supply voltage for I/O buffers, 1.8-V operation		1.71	1.89	V
	Supply voltage for I/O buffers, 1.5-V operation		1.425	1.575	V
VI	Input voltage	(4), (5), (6)	-0.5	4.0	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
TJ	Operating junction	For commercial use	0	85	°C
	temperature	For industrial use	-40	100	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

Table 5–2. MA	Table 5–2. MAX II Device Recommended Operating Conditions (Part 2 of 2)								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
t <sub>RSCHMITT</sub>	Schmitt trigger input rise time			(7)					
t <sub>FSCHMITT</sub>	Schmitt trigger input fall time			(7)					

## Programming/Erasure Specifications

Table 5–3 shows the MAX II device family programming/erasure specifications.

Table 5–3. MAX II Device Programming/Erasure Specifications						
Parameter Minimum Typical Maximum Unit						
Erase and reprogram cycles 100 (8) Cycles						

## **DC Electrical Characteristics**

Table 5-4 shows the MAX II device family DC electrical characteristics.

Table 5–4. N	Table 5–4. MAX II Device DC Electrical Characteristics (Part 1 of 2)       Note (9)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
I <sub>I</sub>	Input pin leakage current	$V_{I} = V_{CCIOmax}$ to 0 V (10)	-10		10	μA				
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (10)	-10		10	μA				
I <sub>CCSTANDBY</sub>	CCSTANDBY V <sub>CC</sub> supply	MAX II devices		12		mA				
	current (standby) (11)	MAX II Devices with a "G" ordering code		2		mA				
V <sub>SCHMITT</sub>	Hysteresis for	V <sub>CCIO</sub> = 3.3 V		500		mV				
	Schmitt trigger input	$V_{CCIO} = 2.5 V$		250		mV				
R <sub>PULLUP</sub>	Value of I/O pin pull-up resistor during power-up and in-system programming	$\begin{split} V_{CCIO} &= 3.3 \text{ V} \ (12) \\ V_{CCIO} &= 2.5 \text{ V} \ (12) \\ V_{CCIO} &= 1.8 \text{ V} \ (12) \\ V_{CCIO} &= 1.5 \text{ V} \ (12) \end{split}$	5		15	kΩ				

Table 5–4. I	Table 5-4. MAX II Device DC Electrical Characteristics (Part 2 of 2)       Note (9)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
C <sub>IO</sub>	Input capacitance for user I/O pin				8	pF				
C <sub>GCLK</sub>	Input capacitance for dual-purpose GCLK/user I/O pin				8	pF				

## I/O Standard Specifications

Tables 5–5 through 5–10 show the MAX II device family I/O standard specifications.

Table 5–5. 3.3	Table 5–5. 3.3-V LVTTL Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.6	V				
V <sub>IH</sub>	High-level input voltage		1.7	4.0	V				
V <sub>IL</sub>	Low-level input voltage		-0.5	0.8	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA <i>(13)</i>	2.4		V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA <i>(13)</i>		0.45	V				

Table 5–6. 3.3-V LVCMOS Specifications (Part 1 of 2)									
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.6	V				
V <sub>IH</sub>	High-level input voltage		1.7	4.0	V				
V <sub>IL</sub>	Low-level input voltage		-0.5	0.8	V				

Table 5–6. 3.3	Table 5–6. 3.3-V LVCMOS Specifications (Part 2 of 2)								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V <sub>OH</sub>	High-level output voltage	V <sub>CCIO</sub> = 3.0, I <sub>OH</sub> = -0.1 mA	V <sub>CCIO</sub> – 0.2		V				
V <sub>OL</sub>	Low-level output voltage	$V_{CCIO} = 3.0,$ $I_{OL} = 0.1 \text{ mA}$		0.2	V				

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.625	V
V <sub>IH</sub>	High-level input voltage		1.7	4.0	V
V <sub>IL</sub>	Low-level input voltage		-0.5	0.7	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.1 mA	2.1		V
		$I_{OH} = -1 \text{ mA}$	2.0		V
		I <sub>OH</sub> = -2 mA <i>(13)</i>	1.7		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 0.1 mA		0.2	V
		I <sub>OL</sub> = 1 mA		0.4	V
		I <sub>OL</sub> = 2 mA <i>(13)</i>		0.7	V

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage		1.71	1.89	V
V <sub>IH</sub>	High-level input voltage		$0.65 \times V_{CCIO}$	2.25	V
V <sub>IL</sub>	Low-level input voltage		-0.3	$0.35 \times V_{CCIO}$	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA <i>(13)</i>	V <sub>CCIO</sub> – 0.45		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA <i>(13)</i>		0.45	V

Table 5–9. 1.5-V I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V <sub>CCIO</sub>	I/O supply voltage		1.425	1.575	V			
V <sub>IH</sub>	High-level input voltage		$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	V			
V <sub>IL</sub>	Low-level input voltage		-0.3	$0.35 \times V_{CCIO}$	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA <i>(13)</i>	$0.75 \times V_{CCIO}$		V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA <i>(13)</i>		$0.25 \times V_{CCIO}$	V			

Table 5–10.	3.3-V PCI Specif	ications				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage		$0.5  imes V_{CCIO}$		V <sub>CCIO</sub> + 0.5	V
V <sub>IL</sub>	Low-level input voltage		-0.5		$0.3 \times V_{CCIO}$	V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -500 \ \mu A$	$0.9  imes V_{CCIO}$			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.5 mA			$0.1 \times V_{CCIO}$	V

## **Bus Hold Specifications**

Table 5–11 shows the MAX II device family bus hold specifications.

Table 5–11. Bus l	Hold Specifications (Pa	art 1 of	2)							
					V <sub>ccio</sub>	Level				
Parameter	Conditions	1.	5 V	1.8	B V	2.5	5 V	3.3	3 V	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	20		30		50		70		μA
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-20		-30		-50		-70		μΑ

Table 5–11. Bus	Hold Specifications (F	Part 2 of	2)							
					V <sub>ccio</sub>	Level				
Parameter	Conditions	1.	5 V	1.8	8 V	2.	5 V	3.3	3 V	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Low overdrive current	$0 V < V_{IN} < V_{CCIO}$		160		200		300		500	μΑ
High overdrive current	$0 V < V_{IN} < V_{CCIO}$		-160		-200		-300		-500	μΑ

### **Power-Up Timing**

Table 5–12 shows the power-up timing characteristics for MAX II devices.

Table 5–12.	MAX II Power-Up Timing	Note (14)				
Symbol	Parameter	Device	Min	Тур	Max	Unit
$t_{CONFIG}$ The amount of time from when $V_{CCINT}$		EPM240			100	μs
	from when V <sub>CCINT</sub> reaches 2.375 V until	EPM570			200	μs
	the device enters user	EPM1270			200	μs
	mode (15)	EPM2210			300	μs

## **JTAG Timing Specifications**

Figure 5–1 shows the timing waveforms for the JTAG signals.






Table 5–13 shows the JTAG Timing parameters and values for MAX II devices.

Table 5–13. MAX	II JTAG Timing Parameters	; (Part 1 of 2)		
Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	40		ns
t <sub>JCH</sub>	TCK clock high time	20		ns
t <sub>JCL</sub>	TCK clock low time	20		ns
t <sub>JPSU</sub>	JTAG port setup time	8		ns
t <sub>JPH</sub>	JTAG port hold time	10		ns
t <sub>JPCO</sub>	JTAG port clock to output		10	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		10	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		10	ns
t <sub>JSSU</sub>	Capture register setup time	8		ns
t <sub>JSH</sub>	Capture register hold time	10		ns

Table 5–13. MAX	II JTAG Timing Parameters	(Part 2 of 2)		
Symbol	Parameter	Min	Max	Unit
t <sub>JSCO</sub>	Update register clock to output		25	ns
t <sub>JSZX</sub>	Update register high impedance to valid output		25	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		25	ns

#### Notes to Tables 5-1 through 5-13:

(1) See the Operating Requirements for Altera Devices Data Sheet.

- (2) Conditions beyond those listed in Table 5–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.
- (3) Maximum V<sub>CCINT</sub> for MAX II devices is 4.6 V. For MAX II devices with a "G" ordering code, it is 2.4 V.
- (4) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (5) During transitions, the inputs may overshoot to the voltages shown in the following table based upon input duty cycle. The DC case is equivalent to 100% duty cycle. For more information on 5.0-V tolerance refer to Chapter 9, Using MAX II Devices in Multi-Voltage Systems.
  - V<sub>IN</sub> Max. Duty Cycle
  - 4.0 V 100% (DC)
  - 4.1 90%
  - 4.2 50%
  - 4.3 30%
  - 4.4 17%
  - 4.5 10%
- (6) All pins, including clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (7) Contact Altera Applications for more information.
- (8) This specification applies to the user flash memory (UFM) and configuration flash memory blocks (CFM).
- (9) Typical values are for  $T_A = 25 \degree C$ ,  $V_{CCINT} = 3.3 \text{ or } 2.5 \text{ V}$ , and  $V_{CCIO} = 1.5 \text{ V}$ , 1.8 V, 2.5 V, or 3.3 V.
- (10) This value is specified for normal device operation. The value may vary during power-up. This applies for all V<sub>CCIO</sub> settings (3.3, 2.5, 1.8, and 1.5 V).
- (11)  $V_I$  = ground, no load, no toggling inputs.
- (12) Pin pull-up resistance values will lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (13) Drive strength is programmable according to values in Table 2–6.
- (14) These numbers are preliminary.
- (15) For more information on POR trigger voltage, refer to Chapter 4, Hot Socketing & Power-On Reset in MAX II Devices.

## Power Consumption


Designers can use the Altera® web power calculator to estimate the device power. See Chapter 18, Understanding & Evaluating Power in MAX II Devices for more information.

## Timing Model & Specifications

MAX II devices timing can be analyzed with the Altera Quartus II software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figures 5–2 through 5–3. Figure 5–2 shows the timing model for MAX II devices.

MAX II devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Figure 5–2. MAX II Device Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Refer to Chapter 17, Understanding Timing in MAX II Devices for more information.

This section describes and specifies the performance, internal, external, and UFM timing specifications. All specifications are representative of worst-case supply voltage and junction temperature conditions.

### **Preliminary & Final Timing**

Timing models can have either preliminary or final status. The Quartus<sup>®</sup> II software issues an informational message during the design compilation if the timing models are preliminary. Table 5–14 shows the status of the MAX II device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under worstcase voltage and junction temperature conditions.

Table 5–14. MAX II Dev	ice Timing Model Status	
Device	Preliminary	Final
EPM240	$\checkmark$	
EPM570	$\checkmark$	
EPM1270	✓	
EPM2210	✓	

#### Performance

Table 5–15 shows the MAX II device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions. These performance values are based on an EPM1270 device target.

Deseures	Design		Resourc	ces Used				
Resource Used	Size & Function	Mode	LEs	UFM Blocks	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
LE	16-bit counter (1)	-	16	0	304	265.5	215.6	MHz
	64-bit counter (1)	-	66	0	154.0	118.6	96.4	MHz
	16 to 1 multiplexer	-	11	0	5.8	7.5	9.3	ns
	32 to 1 multiplexer	-	24	0	6.8	9.6	11.6	ns
	16-bit XOR function	-	5	0	5.1	6.6	8.1	ns
	16-bit decoder with single address line	-	5	0	5.1	6.6	8.1	ns
UFM	512 x 16	None	0	1	10.0	10.0	10.0	MHz
	512 x 16	SPI (2)	42	1	1.2	1.2	1.2	MHz
	512 x 8	Parallel (2)	63	1	(3)	(3)	(3)	MHz

#### Notes to Table 5–15:

(1) This design is a binary loadable up counter.

(2) This design is configured for read-only operation. Read and write ability increases the number of LEs used.

(3) This design is asynchronous.

## **Internal Timing Parameters**

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 5–16 through 5–23 describe the MAX II device internal timing microparameters for logic elements (LEs), input/output elements (IOEs), UFM structures, and MultiTrack<sup>TM</sup> interconnects.



For more explanations and descriptions on each internal timing microparameters symbol, refer to Chapter 17, Understanding Timing in MAX II Devices.

Table 5–16. LE Inte	ernal Timing Microparameters	s						
Symbol	Parameter	-3 Speed Grade		-4 Speed Grade		-5 Speed Grade		Unit
-		Min	Max	Min	Max	Min	Max	
t <sub>LUT</sub>	LE combinational LUT delay		(1)		(1)		(1)	
t <sub>CLR</sub>	LE register clear delay		(1)		(1)		(1)	
t <sub>PRE</sub>	LE register preset delay		(1)		(1)		(1)	
t <sub>SU</sub>	LE register setup time before clock		(1)		(1)		(1)	
t <sub>H</sub>	LE register hold time after clock		(1)		(1)		(1)	
t <sub>CO</sub>	LE register clock-to- output delay		(1)		(1)		(1)	
t <sub>CLKHL</sub>	Minimum clock high or low time		(1)		(1)		(1)	
t <sub>C</sub>	Register control delay		(1)		(1)		(1)	

Table 5–17. IOE Int	ernal Timing Microparamete	rs (Pari	t 1 of 2)					
Symbol	Parameter	-3 Speed Grade		-4 Speed Grade		-5 Speed Grade		Unit
-		Min	Max	Min	Max	Min	Max	
t <sub>FASTIO</sub>	Data output delay from adjacent LE to IO Block		(1)		(1)		(1)	
t <sub>IN</sub>	I/O input pad and buffer delay		(1)		(1)		(1)	
t <sub>GLOB</sub>	I/O input pad and buffer delay use as global signal pin		(1)		(1)		(1)	
t <sub>IOE</sub>	Internally generated output enable delay		(1)		(1)		(1)	
t <sub>DL</sub>	Input routing delay		(1)		(1)		(1)	
t <sub>OD</sub>	Output delay buffer and pad delay		(1)		(1)		(1)	

Table 5–17. IOE Intern	al Timing Microparamete	ers (Part	2 of 2)					
Symbol	Parameter		peed ade		peed ade		peed ade	Unit
		Min	Max	Min	Max	Min	Max	
t <sub>xz</sub>	Output buffer disable delay		(1)		(1)		(1)	
t <sub>zx</sub>	Output buffer enable delay		(1)		(1)		(1)	

Tables 5–18 through 5–21 show the adder delays for  $t_{OD}$  and  $t_{ZX}$  microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength. These values should be added to the  $t_{OD}$  and  $t_{ZX}$  microparameters, as shown in Table 5–17.

Table 5–18	B. t <sub>op</sub> IOE Mic	croparamet	er Adders fo	r Fast Slew	Rate			-
04.0.0	daud	-3 Speed Grade		-4 Spee	d Grade	-5 Spee	Unit	
Stan	aaro	Min	Max	Min	Мах	Min	Мах	Unit
3.3-V	16 mA		(1)		(1)		(1)	
LVTTL	8 mA		(1)		(1)		(1)	
3.3-V	8 mA		(1)		(1)		(1)	
LVCMOS	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVTTL	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	
1.8-V	6 mA		(1)		(1)		(1)	
LVTTL	3 mA		(1)		(1)		(1)	
1.8-V	6 mA		(1)		(1)		(1)	
LVCMOS	3 mA		(1)		(1)		(1)	
.5-V	4 mA		(1)		(1)		(1)	
LVCMOS	2 mA		(1)		(1)		(1)	

Stan	dord	-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	d Grade	Unit
<b>S</b> (a)	uaru	Min	Max	Min	Max	Min	/lin Max	
3.3-V	16 mA		(1)		(1)		(1)	
	8 mA		(1)		(1)		(1)	
3.3-V	8 mA		(1)		(1)		(1)	
LVCMOS	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVTTL	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	

Table 5–20	D. t <sub>ZX</sub> IOE Mid	croparamete	er Adders for	r Fast Slew I	Rate			
04.0.0	d a ud	-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	11	
Stan	aaro	Min	Max	Min	Мах	Min	Мах	Unit
3.3-V	16 mA		(1)		(1)		(1)	
LVTTL	8 mA		(1)		(1)		(1)	
3.3-V	8 mA		(1)		(1)		(1)	
LVCMOS	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V LVTTL	14 mA		(1)		(1)		(1)	
	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	
1.8-V	6 mA		(1)		(1)		(1)	
LVTTL	3 mA		(1)		(1)		(1)	
1.8-V LVCMOS	6 mA		(1)		(1)		(1)	
	3 mA		(1)		(1)		(1)	
1.5-V	4 mA		(1)		(1)		(1)	
LVCMOS	2 mA		(1)		(1)		(1)	

Г


Ston	dard -	-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	d Grade	Unit
<b>S</b> (a)	uaru	Min	Max	Min	Max	Min	lin Max	
3.3-V	16 mA		(1)		(1)		(1)	
LVTTL	8 mA		(1)		(1)		(1)	
3.3-V 8 mA LVCMOS 4 mA	8 mA		(1)		(1)		(1)	
	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVTTL	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	

Symbol	Parameter	-3 Speed Grade -4 Speed Grade			-5 Spee	d Grade	m i t	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>ACLK</sub>	Maximum allowed address register clock frequency		(1)		(1)		(1)	
t <sub>ASU</sub>	Address register shift signal setup to address register clock		(1)		(1)		(1)	
t <sub>AH</sub>	Address register shift signal hold to address register clock		(1)		(1)		(1)	
t <sub>ADS</sub>	Address register data in setup to address register clock		(1)		(1)		(1)	
t <sub>ADH</sub>	Address register data in hold from address register clock		(1)		(1)		(1)	
t <sub>DCLK</sub>	Maximum allowed data register clock frequency		(1)		(1)		(1)	
t <sub>DSS</sub>	Data register shift signal setup to data register clock		(1)		(1)		(1)	
t <sub>DSH</sub>	Data register shift signal hold from data register clock		(1)		(1)		(1)	

٦.

Cumbal	Doromotor	-3 Spee	ed Grade	-4 Spee	d Grade	-5 Spee	d Grade	Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>DDS</sub>	Data register data in setup to data register clock		(1)		(1)		(1)	
t <sub>DDH</sub>	Data register data in hold from data register clock		(1)		(1)		(1)	
t <sub>DP</sub>	Program signal to data clock hold time		(1)		(1)		(1)	
t <sub>PB</sub>	Maximum delay between Program rising edge to UFM busy signal rising edge		(1)		(1)		(1)	
t <sub>BP</sub>	Minimum delay allowed from UFM busy signal going low to program signal going low		(1)		(1)		(1)	
t <sub>PPMX</sub>	Maximum length of busy pulse during a program		(1)		(1)		(1)	
t <sub>AE</sub>	Minimum erase signal to address clock hold time		(1)		(1)		(1)	
t <sub>EB</sub>	Maximum delay between the erase rising edge to the UFM busy signal rising edge		(1)		(1)		(1)	
t <sub>BE</sub>	Minimum delay allowed from the UFM busy signal going low to erase signal going low		(1)		(1)		(1)	
t <sub>EPMX</sub>	Maximum length of Busy pulse during an Erase		(1)		(1)		(1)	
t <sub>DCO</sub>	Maximum read access time		(1)		(1)		(1)	
t <sub>CDO</sub>	Delay from data register clock to data register output		(1)		(1)		(1)	
t <sub>OE</sub>	Delay from oscillator enable signal		(1)		(1)		(1)	

Figures 5–4 through 5–6 show the read, program, and erase waveforms for UFM block timing parameters shown in Table 5–23.



#### Figure 5–3. UFM Read Waveforms

Figure 5–4. UFM Program Waveforms




Figure 5–5. UFM Erase Waveforms




Table 5–23. Routing	g Delay Internal Timing Mic	roparam	eters					
Querchal	Devementer	-3 Spee	-3 Speed Grade -4 Speed Grade			-5 Speed Grade		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>C4</sub>	Column interconnect delay		(1)		(1)		(1)	
t <sub>R4</sub>	Row interconnect delay		(1)		(1)		(1)	
t <sub>LOCAL</sub>	Local interconnect delay		(1)		(1)		(1)	

Note to Tables 5–16 through 5–23:

(1) Contact Altera Applications for more information.

### **External Timing Parameters**

External timing parameters are specified by device density and speed grade. All external I/O timing parameters shown are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different current strengths, use the I/O standard input and output delay adders in Tables 5–28 through 5–30.

Table 5–24 shows the external I/O timing parameters for EPM240 devices.

Table 5–24.	EPM240 Global Clo	ock External I/O	Timing P	Paramete	rs				
0hal	Devenueten	0	-3 Spee	ed Grade	-4 Spe	ed Grade	-5 Spee	ed Grade	11
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin to pin delay through 1 look- up table (LUT)	10 pF		4.5		5.9		7.2	ns
t <sub>PD2</sub>	Best case pin to pin delay through 1 LUT	10 pF		3.6		4.7		5.8	ns
t <sub>SU</sub>	Global clock setup time		1.6		2.1		2.6		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns
t <sub>co</sub>	Global clock to output delay	10 pF	2.0	4.2	2.0	5.5	2.0	6.7	ns
t <sub>CH</sub>	Global clock high time		170		221		272		ps
t <sub>CL</sub>	Global clock low time		170		221		272		ps
t <sub>CNT</sub>	Minimum global clock period for 16-bit counter		3.3		3.8		4.6		ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter			304.0 (1)		265.5		215.6	MHz

*Note to Table 5–24:* 

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter internal critical delay runs faster than this number.

Table 5–25 shows the external I/O timing parameters for EPM570 devices.

Table 5–25.	EPM570 Global Cl	ock External I/C	) Timing l	Paramete	ers				
Gumbal	Deveryotev	Oanditions	-3 Spee	ed Grade	-4 Spee	ed Grade	-5 Spee	ed Grade	11
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin to pin delay through 1 LUT	10pF		5.4		7.0		8.6	ns
t <sub>PD2</sub>	Best case pin to pin delay through 1 LUT	10pF		3.6		4.7		5.8	ns
t <sub>SU</sub>	Global clock setup time		1.6		2.1		2.6		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns
t <sub>co</sub>	Global clock to output delay	10pF	2.0	4.3	2.0	5.6	2.0	6.9	ns
t <sub>CH</sub>	Global clock high time		170		221		272		ps
t <sub>CL</sub>	Global clock low time		170		221		272		ps
t <sub>CNT</sub>	Minimum global clock period for 16-bit counter		3.3		3.8		4.6		ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter			304.0 (1)		265.5		215.6	MHz

Note to Table 5–25:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter internal critical delay runs faster than this number.

Table 5–26 shows the external I/O timing parameters for EPM1270	
devices	

Table 5–26.	EPM1270 Global	Clock External I	/O Timing	ı Parame	ters				
Quanta	Deveryeter	Oanditiona	-3 Spee	ed Grade	-4 Spee	ed Grade	-5 Spee	ed Grade	11
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin to pin delay through 1 LUT	10pF		6.0		7.8		9.6	ns
t <sub>PD2</sub>	Best case pin to pin delay through 1 LUT	10pF		3.6		4.7		5.8	ns
t <sub>SU</sub>	Global clock setup time		1.6		2.1		2.6		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns
t <sub>co</sub>	Global clock to output delay	10pF	2.0	4.4	2.0	5.8	2.0	7.1	ns
t <sub>CH</sub>	Global clock high time		170		221		272		ps
t <sub>CL</sub>	Global clock low time		170		221		272		ps
t <sub>CNT</sub>	Minimum global clock period for 16-bit counter		3.3		3.8		4.6		ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter			304.0 (1)		265.5		215.6	MHz

*Note to Table 5–26:* 

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter internal critical delay runs faster than this number.

Table 5–27 shows the external I/O timing parameters for EPM2210 devices.

Table 5–27.	EPM2210 Global	Clock External I,	/O Timing	Parame	ters				
Question	Deveryeter	Oanditions	-3 Spee	ed Grade	-4 Spee	ed Grade	-5 Spee	ed Grade	11
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin to pin delay through 1 LUT	10pF		6.6		8.5		10.5	ns
t <sub>PD2</sub>	Best case pin to pin delay through 1 LUT	10pF		3.6		4.7		5.8	ns
t <sub>SU</sub>	Global clock setup time		1.6		2.1		2.6		ns
t <sub>H</sub>	Global clock hold time		0.0		0.0		0.0		ns
t <sub>co</sub>	Global clock to output delay	10pF	2.0	4.5	2.0	5.8	2.0	7.2	ns
t <sub>CH</sub>	Global clock high time		170		221		272		ps
t <sub>CL</sub>	Global clock low time		170		221		272		ps
t <sub>CNT</sub>	Minimum global clock period for 16-bit counter		3.3		3.8		4.6		ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter			304.0 (1)		265.5		215.6	MHz

*Note to Table 5–27:* 

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter internal critical delay runs faster than this number.

## External Timing I/O Delay Adders

I/O delay timing parameters for I/O standard input and output adders and input delays are specified by speed grade independent of device density. Tables 5–28 through 5–30 show the adder delays associated with I/O pins for all packages. If an I/O standard is selected other than LVTTL with a unit value of 16 mA and a fast slew rate, add the selected input delay adder to the external  $t_{SU}$  timing parameters shown in Tables 5–24 through 5–27. Add the output delay adder to the external  $t_{CO}$  and  $t_{PD}$  shown in Tables 5–24 through 5–27.

0.		-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	d Grade	1114
Star	ndard	Min	Max	Min	Max	Min	Max	Unit
3.3-V LVTTL	Without Schmitt Trigger		(1)		(1)		(1)	
	With Schmitt Trigger		(1)		(1)		(1)	
3.3-V LVCMOS	Without Schmitt Trigger		(1)		(1)		(1)	
	With Schmitt Trigger		(1)		(1)		(1)	
3.3-V PCI	Without Schmitt Trigger		(1)		(1)		(1)	
	With Schmitt Trigger		(1)		(1)		(1)	
2.5-V LVTTL	Without Schmitt Trigger		(1)		(1)		(1)	
	With Schmitt Trigger		(1)		(1)		(1)	
2.5-V LVCMOS	Without Schmitt Trigger		(1)		(1)		(1)	
	With Schmitt Trigger		(1)		(1)		(1)	
1.8-V LVTTL	Without Schmitt Trigger		(1)		(1)		(1)	

Table 5–2	Table 5–28. External Timing Input Delay Adders (Part 2 of 2)							
Standard		-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	d Grade	11
5181	luaru	Min	Max	Min	Max	Min	Мах	Unit
1.8-V LVCMOS	Without Schmitt Trigger		(1)		(1)		(1)	
1.5-V LVCMOS	Without Schmitt Trigger		(1)		(1)		(1)	

Table 5–29. External Timing Output Delay Adders for Fast Slew Rate								
Standard		-3 Speed Grade		-4 Speed Grade		-5 Speed Grade		
		Min	Min Max Mi	Min	Max	Min	Max	Unit
3.3-V	16 mA		(1)		(1)		(1)	
LVTTL	8 mA		(1)		(1)		(1)	
3.3-V	8 mA		(1)		(1)		(1)	
LVCMOS	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V LVTTL	14 mA		(1)		(1)		(1)	
	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	
1.8-V	6 mA		(1)		(1)		(1)	
LVTTL	3 mA		(1)		(1)		(1)	
1.8-V	6 mA		(1)		(1)		(1)	
LVCMOS	3 mA		(1)		(1)		(1)	
1.5-V	4 mA		(1)		(1)		(1)	
LVCMOS	2 mA		(1)		(1)		(1)	

Table 5–30. External Timing Output Delay Adders for Slow Slew Rate (Part 1 of 2)								
Standard		-3 Spee	d Grade	-4 Speed Grade		-5 Speed Grade		llait
		Min	Max	Min	Max	Min	Мах	Unit
3.3-V	16 mA		(1)		(1)		(1)	
LVTTL	8 mA		(1)		(1)		(1)	

<b>.</b>		-3 Spee	d Grade	-4 Spee	d Grade	-5 Spee	d Grade	Unit
Standard	uaru	Min	Max	Min	Max	Min	Max	Unit
3.3-V	8 mA		(1)		(1)		(1)	
LVCMOS	4 mA		(1)		(1)		(1)	
3.3-V PCI	20 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVTTL	7 mA		(1)		(1)		(1)	
2.5-V	14 mA		(1)		(1)		(1)	
LVCMOS	7 mA		(1)		(1)		(1)	

Note to Tables 5–28 through 5–30:

(1) Contact Altera Applications for more information.

## **Maximum Input & Output Clock Rates**

Tables 5–31 and 5–32 show the maximum input and output clock rates for standard I/O pins in MAX II devices.

Table 5–31. MAX II Maximum Input Clock Rate for I/O						
Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
3.3-V LVTTL	304.0	304.0	304.0	MHz		
3.3-V LVCMOS	304.0	304.0	304.0	MHz		
2.5-V LVTTL	220.0	220.0	220.0	MHz		
2.5-V LVCMOS	220.0	220.0	220.0	MHz		
1.8-V LVTTL	200.0	200.0	200.0	MHz		
1.8-V LVCMOS	200.0	200.0	200.0	MHz		
1.5-V LVCMOS	150.0	150.0	150.0	MHz		
PCI	33.3	33.3	33.3	MHz		

Table 5–32. MAX II Maximum Output Clock Rate for I/O (Part 1 of 2)						
Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
3.3-V LVTTL	304.0	304.0	304.0	MHz		
3.3-V LVCMOS	304.0	304.0	304.0	MHz		
2.5-V LVTTL	220.0	220.0	220.0	MHz		
2.5-V LVCMOS	220.0	220.0	220.0	MHz		

Table 5–32. MAX II Maximum Output Clock Rate for I/O (Part 2 of 2)						
Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
1.8-V LVTTL	200.0	200.0	200.0	MHz		
1.8-V LVCMOS	200.0	200.0	200.0	MHz		
1.5-V LVCMOS	150.0	150.0	150.0	MHz		
PCI	33.3	33.3	33.3	MHz		



# Chapter 6. Reference & Ordering Information

#### MII51006-1.0

Software	MAX® II devices are supported by the Altera® Quartus® II design software with new, optional MAX+PLUS® II look and feel, which provides HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, and device programming. See the <i>Design Software Selector Guide</i> for more details on the Quartus II software features.
	The Quartus II software supports the Windows XP/2000/NT, Sun Solaris, Linux Red Hat v8.0, and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.
Device Pin-Outs	Printed device pin-outs for MAX II devices will be released on the Altera web site ( <b>www.altera.com</b> ) and in the MAX II Device Handbook when they are available.
Ordering Information	Figure 6–1 describes the ordering codes for MAX II devices. For more information on a specific package, refer to Chapter 7, Package Information.




Figure 6–1. MAX II Device Packaging Ordering Information

## **Dual Marking**

On MAX II devices, packages display a dual marking for the -4 commercial and -5 industrial ordering codes. For example, both EPM570GT100C4 and EPM570GT100I5 ordering codes are marked on the same package.



# Section II. PCB Layout Guidelines

This section provides information for board layout designers to successfully layout their boards for MAX® II devices. It contains the required printed circuit board (PCB) layout guidelines, device pin tables, and package specifications.

This section includes the following chapters:

- Chapter 7. Package Information
- Chapter 8. Designing with FineLine BGA Packages
- Chapter 9. Using MAX II Devices in Multi-Voltage Systems

## **Revision History** The table below shows the revision history for Chapters 7 through 9.

Chapter(s)	Date / Version	Changes Made
7	March 2004, v1.0	Initial Release.
8	March 2004, v1.0	Initial Release.
9	March 2004, v1.0	Initial Release.



#### MII51007-1.0

Introduction	This data sheet provides package information for Altera's MAX <sup>®</sup> II devices. It includes these sections:			
	Section		Page	
	Device & Package Cross Reference			
	In this data sheet, packages are listed in order of ascending pin coun Figures 7–1 through 7–4.			
Device & Package Cross Reference		vs which Altera <sup>®</sup> MAX II devices are available <sup>P</sup> ) and FineLine BGA <sup>®</sup> package.	in thin quad	
ΠΟΙΟΙΟΙΙΟΟ	Table 7–1. MAX II Devices in TQFP & FineLine BGA Packages			
	Device	Package	Pin	
	EPM240	TQFP	100	
	EPM570	TQFP	100	

TQFP

TQFP

EPM1270

EPM2210

Non-Thermally Enhanced FineLine BGA package

144

256

144

256

256

324

# Thermal Resistance

Table 7–2 provides  $\theta_{JA}$  (junction-to-ambient thermal resistance) and  $\theta_{JC}$  (junction-to-case thermal resistance) values for Altera MAX II devices.

Table 7–2.	Table 7–2. Thermal Resistance of MAX II Devices						
Device	Pin Count	Package	θ <sub>JC</sub> (° C/W)	θ <sub>JA</sub> (° C/W) Still Air	θ <sub>JA</sub> (° C/W) 100 ft./min.	θ <sub>JA</sub> (° C/W) 200 ft./min.	θ <sub>JA</sub> (° C/W) 400 ft./min.
EPM240	100	TQFP	12.0	39.5	37.5	35.5	31.6
EPM570	100	TQFP	11.2	38.7	36.6	34.6	30.8
	144	TQFP	10.5	32.1	30.3	28.7	26.1
	256	FineLine BGA	13.0	37.4	33.1	30.5	28.4
EPM1270	144	TQFP	10.5	31.4	29.7	28.2	25.8
	256	FineLine BGA	10.4	33.5	29.3	26.8	24.7
EPM2210	256	FineLine BGA	8.7	30.2	26.1	23.6	21.7
	324	FineLine BGA	8.2	29.8	25.7	23.3	21.3

# Package Outlines

The package outlines on the following pages are listed in order of ascending pin count. Altera package outlines meet the requirements of JEDEC Publication No. 95.


#### 100-Pin Plastic Thin Quad Flat Pack (TQFP)

- All dimensions and tolerances conform to ANSI Y14.5M 1994
- Controlling dimension is in millimeters
- N is the number of leads

Package Information	
Description	Specification
Ordering Code Reference	Т
Package Acronym	TQFP
Lead Material	Copper
Lead Finish	Solder plate (85/15 typical)
JEDEC Outline	MS-026
JEDEC Option	BDE
Maximum Lead Coplanarity	0.003 inches (0.08 mm)
Weight	0.5 g
Moisture Sensitivity Level	Printed on moisture barrier bag

Package Outline Figure Reference				
Symbol	Millimeters			
Symbol	Min.	Nom.	Max.	
A	-	-	1.27	
A1	0.05	_	0.15	
b	0.17	0.22	0.27	
D	15.80	-	16.20	
D1	13.50	-	14.50	
E	15.80	-	16.20	
E1	13.50	-	14.50	
q	0°	3.5°	7°	
θ1	0°	-	-	
θ2	11°	12°	13°	
θ3	11°	12°	13°	
С	0.09	-	0.20	
L	0.45	0.60	0.75	
L1	1.00 REF			
R1	0.08	-	-	
R2	0.08	-	0.20	
S	0.20	-	-	
е	0.50 BSC			
Ν	100			






#### 144-Pin Plastic Thin Quad Flat Pack (TQFP)

- All dimensions and tolerances conform to ANSI Y14.5M 1994
- Controlling dimension is in millimeters
- N is the number of leads

Package Information	
Description	Specification
Ordering Code Reference	Т
Package Acronym	TQFP
Lead Material	Copper
Lead Finish	Solder plate (85/15 typical)
JEDEC Outline	MS-026
JEDEC Option	BFB
Maximum Lead Coplanarity	0.003 inches (0.08 mm)
Weight	1.3 g
Moisture Sensitivity Level	Printed on moisture barrier bag

Package Outline Figure Reference				
Question	Millimeters			
Symbol	Min.	Nom.	Max.	
А	_	-	1.60	
A1	0.05	-	0.15	
b	0.17	0.22	0.27	
D		22.00 BSC		
D1	20.00 BSC			
e	0.50 BSC			
E	22.00 BSC			
E1	20.00 BSC			
q	0°	3.5°	7°	
θ1	0°	-	-	
θ2	11°	12°	13°	
θ3	11°	12°	13°	
L	0.45	0.60	0.75	
L1	1.00 REF			
R1	0.08	-	-	
R2	0.08	-	0.20	
S	0.20	-	-	
Ν	144			

Figure 7–2. 144-Pin TQFP Package Outline



#### 256-Pin Non-Thermally Enhanced FineLine Ball-Grid Array

- All dimensions and tolerances conform to ANSI Y14.5M 1994
- Controlling dimension is in millimeters
- M is the maximum solder ball matrix size

Package Information			
Description	Specification		
Ordering Code Reference	F		
Package Acronym	FBGA		
Lead Material	Tin-lead alloy (63/37)		
Lead Finish	N/A		
JEDEC Outline	MS-034		
JEDEC Option	AAF-1		
Maximum Lead Coplanarity	0.008 inches (0.20 mm)		
Weight	1.2 g		
Moisture Sensitivity Level	Printed on moisture barrier bag		

Package Outline Figure Reference				
	Millimeters			
Symbol	Min.	Nom.	Max.	
A (1)	-	-	3.50	
A1	0.30	-	-	
A2	0.25	-	1.10	
A3	-	-	2.50	
D/E	17.00 BSC			
b	0.50	0.60	0.70	
е		1.00 BSC		
М		16		
(1) 11. 1	.1 • 1		<i>.</i>	

 Altera's thickness specification for A is
 2.6 mm maximum. The Max item for A in the table reflects the JEDEC specification.




Figure 7–3. 256-Pin Non-Thermally Enhanced FineLine BGA Package Outline

#### 324-Pin Non-Thermally Enhanced FineLine Ball-Grid Array


- All dimensions and tolerances conform to ANSI Y14.5M 1994
- Controlling dimension is in millimeters
- M is the maximum solder ball matrix size

Package Information	
Description	Specification
Ordering Code Reference	F
Package Acronym	FBGA
Lead Material	Tin-lead alloy (63/37)
Lead Finish	N/A
JEDEC Outline	MS-034
JEDEC Option	AAG-1
Maximum Lead Coplanarity	0.008 inches (0.20 mm)
Weight	1.5 g
Moisture Sensitivity Level	Printed on moisture barrier bag

Package Outline Figure Reference				
Quanda al	Millimeters			
Symbol	Min.	Nom.	Max.	
A (2)	1.20	-	3.50	
A1	0.30	-	I	
A2	0.25	-	3.00	
D/E	19.00 BSC			
b	0.50	0.60	0.70	
е	1.00 BSC			
М		18		

(2) Altera's thickness specification for A is 2.6 mm maximum. The Max item for A in the table reflects the JEDEC specification.

Figure 7–4. 324-Pin Non-Thermally Enhanced FineLine BGA Package Outline





# Chapter 8. Designing with FineLine BGA Packages

#### MII51008-1.0

# Introduction

As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse packaging options continues to grow. Ball-grid array (BGA) packages are an ideal solution because the I/O connections are on the interior of the device, improving the ratio between pin count and board area. Typical BGA packages contain up to twice as many connections as quad flat pack (QFP) packages for the same area. Further, BGA solder balls are considerably stronger than QFP leads, resulting in robust packages that can tolerate rough handling.

Altera has a BGA solution for users of high-density PLDs called the FineLine BGA® package. The format requires less than half the board space of standard BGA packages. This application note provides guidelines for designing your printed circuit board (PCB) for Altera's FineLine BGA packages and discusses the following topics:

- Overview of BGA packages
- PCB layout terminology
- PCB layout for FineLine BGA packages

# Overview of BGA Packages

In BGA packages, the I/O connections are located on the interior of the device. Leads normally placed along the periphery of the package are replaced with solder balls arranged in a matrix across the bottom of the substrate. The final device is soldered directly to the PCB using assembly processes virtually identical to the standard surface mount technology preferred by system designers.

In addition, BGA packages provide the following advantages:

- *Fewer damaged leads*—BGA leads consist of solid solder balls, which are less likely to suffer damage during handling.
- More leads per unit area—Lead counts are increased by moving the solder balls closer to the edges of the package and by decreasing the pitch to 1.0 mm.
- Less expensive surface mount equipment—BGA packages can tolerate slightly imperfect placement during mounting, requiring less expensive surface mount equipment. The placement can be imperfect because the BGA packages self-align during solder reflow.

- Smaller footprints—BGA packages are usually 20% to 50% smaller than QFP packages, making BGA packages more attractive for applications that require high performance and a smaller footprint.
- Integrated circuit speed advantages—BGA packages can operate well into the microwave frequency spectrum and can achieve high electrical performance by using ground planes, ground rings, and power rings in the package construction.
- Improved heat dissipation—Because the die is located at the center of the FineLine BGA package and most VCC and GND pins are located at the center of the package, the GND and VCC pins are located under the die. As a result, the heat generated in the device can be transferred out through the GND and VCC pins (i.e., the GND and VCC pins act as a heat sink).

# PCB Layout Terminology

This section defines common terms used in PCB layout.

#### **Escape Routing**

Escape routing is the method used to route each signal from a package to another element on the PCB.

#### **Multi-Layer PCBs**

The increased I/O count associated with BGA packages has made multi-layer PCBs the industry-standard method for performing escape routing. Signals can be routed to other elements on the PCB through various numbers of PCB layers.

#### Vias

Vias, or plated through holes, are used in multi-layer PCBs to transfer signals from one layer to another. Vias are actual holes drilled through a multi-layer PCB and provide electrical connections between various PCB layers. All vias provide layer-to-layer connections only; device leads or other reinforcing material are not inserted into vias. Table 8–1 describes the terms used to define via dimensions.


Table 8–1. Via Dimension Terms			
Term	Definition		
Aspect ratio	The aspect ratio is the ratio of a via's length or depth to its pre-plated diameter.		
Drilled hole diameter	The drilled hole diameter is the diameter of the actual via hole drilled in the board.		
Finished via diameter	The finished via diameter is the diameter of a via hole that has been finished.		

Table 8–2 shows the three via types typically used on PCBs.

Table 8–2. Via Types		
Туре	Description	
Through via	An interconnection between the top and the bottom layer of a PCB. Through vias can also provide interconnections to inner PCB layers.	
Blind via	An interconnection from the top or bottom layer to an inner PCB layer.	
Embedded via	An interconnection between any number of inner PCB layers.	

Figure 8–1 shows all three via types.





Blind vias and through vias are used more frequently than embedded vias. Blind vias can be more expensive than through vias, but overall costs can be reduced because signal traces can be routed under a blind via, requiring fewer PCB layers. Through vias, on the other hand, do not permit signals to be routed through lower layers, which can increase the required number of PCB layers and overall costs.

#### Via Capture Pad

Vias are connected electrically to PCB layers through via capture pads, which surround each via.

#### **Surface Land Pad**

Surface land pads are the areas on the PCB to which the BGA solder balls adhere. The size of these pads affects the space available for vias and escape routing. In general, surface land pads are available in the following two basic designs:

- Non solder mask defined (NSMD), also known as copper defined
- Solder mask defined (SMD)


The main differences between the two surface land pad types are the size of the trace and space, the type of vias you can use, and the shape of the solder balls after solder reflow.

#### Non-Solder Mask Defined Pad

In the non solder mask defined (NSMD) pad, the solder mask opening is larger than the copper pad. Thus, the surface land pad's copper surface is completely exposed, providing greater area to which the BGA solder ball can adhere (see Figure 8–2). Altera recommends that you use a NSMD pad for most applications because it provides more flexibility, fewer stress points, and more line-routing space between pads. The NSMD pad should be 10 to 15% smaller than the package pad opening size for better balance, stress distribution, and solder joint reliability.

#### Solder Mask Defined Pad


In the solder mask defined (SMD) pad, the solder mask overlaps the surface land pad's copper surface (see Figure 8–2). This overlapping provides greater adhesion strength between the copper pad and the PCB's epoxy/glass laminate, which can be important under extreme bending and during accelerated thermal cycling tests. However, the solder mask overlap shrinks the amount of copper surface available for the BGA solder ball.



#### Figure 8–2. Side View of NSMD & SMD Land Pads


Figure 8-3 shows the side view for an NSMD and SMD solder joint.

Figure 8–3. Side View of NSMD & SMD Solder Joints



#### Stringer

Stringers are rectangular or square interconnect segments that electrically connect via capture pads and surface land pads. Figure 8–4 shows the connection between vias, via capture pads, surface land pads, and stringers.



# PCB Layout for FineLine BGA Packages


When designing a PCB for FineLine BGA packages, consider the following factors:

- Surface land pad dimension
- Via capture pad layout and dimension
- Signal line space and trace width
- Number of PCB layers

For all FineLine BGA figures, the controlling dimension is millimeters.

#### **Surface Land Pad Dimension**

Surface land pads should be the same size as the BGA pad to provide a balanced stress on solder joints. For this reason, Altera recommends using a 0.45-mm surface land pad, because it is the same size as the BGA pad. Figure 8–5 shows a 0.45-mm BGA pad.






Figure 8–6 shows how much space is available for vias and escape routing when you use 0.45-mm surface land pads.




Figure 8–6. Space Available for 15.75-Mil Surface Land Pads

### Via Capture Pad Layout & Dimension

The size and layout of via capture pads affect the amount of space available for escape routing. In general, you can layout via capture pads in the following two ways: in-line with the surface land pads or in the diagonal of surface land pads. Figure 8–7 shows both layouts.




Figure 8–7. Placement of Via Capture Pad

The decision to place the via capture pads diagonally or in-line with the surface lands pads is based on the following factors:

- Diameter of the via capture pad
- Stringer length
- Clearance between via capture pad and surface land pad

To decide how to lay out your PCB, use the information shown in Figure 8–7. As you can see from Figure 8–7, you can use a larger via capture pad, and thus a larger via drill size when using diagonal via breakouts. If your PCB design guidelines do not conform to the values given in Figure 8–7, contact Altera® Applications for further assistance.

Via capture pad size also affects how many traces can be routed on a PCB. Figure 8–8 shows sample layouts of typical and premium via capture pads. The typical layout shows a via capture pad size of 0.686 mm, a via size of 0.203 mm, and an inner space/trace of 0.102 mm. With this layout, only one trace can be routed between the vias. If more traces are required, you must reduce the via capture pad size or the space/trace size.

The premium layout shows a via capture pad size of 0.508 mm, a via size of 0.127 mm, and an inner space / trace of 0.076 mm. This layout provides enough space to route two traces between the vias.






Table 8–3 shows the typical and premium layout specifications used by most PCB vendors.

Table 8–3. Vendor Specifications			
Specification	Typical (mm)	Premium (mm)	
Trace/space width	0.127/0.127	0.076/0.076	
Drilled hole diameter	0.305	0.254	
Finished via diameter	0.203	0.127	
Via capture pad	0.686	0.508	
Aspect ratio	7:1	10:1	

•••

For detailed information on drill sizes, via sizes, space/trace sizes, or via capture pad sizes, contact your PCB vendor directly.

#### Signal Line Space & Trace Width

The ability to perform escape routing is defined by the width of the trace and the minimum space required between traces. The minimum area for signal routing is the smallest area that the signal must be routed through (i.e., the distance between two vias, or *g* in Figure 8–7). This area is calculated by the following formula:


$$g = 39.37 - d$$

The number of traces that can be routed through this area is based on the permitted line trace and space widths. You can use Table 8-4 to determine the total number of traces that can be routed through *g*.

Table 8–4. Number of Traces		
Number of Traces	Formula	
1	$g \ge [2 \times (\text{space width})] + \text{trace width}$	
2	$g \ge [3 \times (\text{space width})] + [2 \times (\text{trace width})]$	
3	$g \ge [5 \times (\text{space width})] + [3 \times (\text{trace width})]$	

Figure 8–9 shows that by reducing the trace and space size, you can route more traces through *g*. Increasing the number of traces reduces the required number of PCB layers and decreases the overall cost.

#### Figure 8–9. Escape Routing for Double & Single Traces



#### **Number of PCB Layers**

In general, the number of PCB layers required to route signals is inversely proportional to the number of traces between vias (i.e., the greater the number of traces, the fewer the number of PCB layers required). You can estimate the number of layers your PCB requires by first determining:

- Trace and space size
- Number of traces routed between the via capture pads
- Type of vias used

Table 8–5 shows the number of PCB layers required to route signals for various FineLine BGA packages in MAX<sup>®</sup> II devices, assuming the use of a power plane, ground plane, and all I/O pins. This table shows that using double traces and blind vias reduces the required number of layers.

Table 8–5. Minimum Required PCB Layers				
FineLine BGA Single Trace Double Trace				
Package (Balls)	Blind Vias (Layers) (Layers)		Blind Vias (Layers)	Through Vias (Layers)
256	2	2	2	2
324	2	3	2	2

Using fewer I/O pins than the maximum can reduce the required number of layers. Via type can also reduce the number of layers required. To see how the via type can affect the required number of PCB layers, consider the sample layouts shown in Figure 8–10.




Figure 8–10. Sample PCB Layout

	The blind via layout in Figure 8–10 requires only two PCB layers. The signals from the first two balls can be routed directly through the first layer. The signals from the third and fourth balls can be routed through a via and out the second layer, and the signal from the fifth ball can be routed under the vias for Ball 4 and Ball 3 and out the second layer. Together, only two PCB layers are required.
	In contrast, the through via layout in Figure 8–10 requires three PCB layers, because signals cannot be routed under through vias. The signals from the third and fourth balls can still be routed through a via and out the second layer, but the signal from the fifth ball must be routed through a via and out the third layer. Using blind vias rather than through vias in this example saves one PCB layer.
Conclusion	FineLine BGA packages use a reduced PCB area while maintaining a very high pin count. By using the information in this application note, you can easily design PCBs to use FineLine BGA packages, and take advantage of the package's reduced size.



# Chapter 9. Using MAX II Devices in Multi-Voltage Systems

#### MII51009-1.0

# Introduction

Technological advancements in deep submicron processes have lowered the supply voltage levels of semiconductor devices, creating a design environment where devices on a system board may potentially use many different supply voltages such as 5.0, 3.3, 2.5, 1.8, and 1.5 V, which can ultimately lead to voltage conflicts.

To accommodate interfacing with a variety of devices on system boards, MAX<sup>®</sup> II devices have MultiVolt<sup>TM</sup> I/O interfaces that allow devices in a mixed-voltage design environment to communicate directly with MAX II devices. The MultiVolt interface separates the power supply voltage (V<sub>CCINT</sub>) from the output voltage (V<sub>CCIO</sub>), enabling MAX II devices to interface with other devices using a different voltage level on the same printed circuit board (PCB).

Additionally, with the MAX II MultiVolt core feature, MAX II devices are able to operate with a 3.3-V or 2.5-V power supply for MAX II devices and a 1.8-V power supply for MAX II devices with a "G" ordering code suffix (MAX II devices have an internal voltage regulator that regulates at 1.8 V). For MAX II devices with a "G" ordering code suffix, the internal voltage regulator is bypassed requiring the user to supply 1.8 V to the device.

This chapter discusses several features that allow you to implement Altera<sup>®</sup> devices in multiple-voltage systems without damaging the device or the system, including:


- Hot-Socketing—Insert or remove MAX II devices to and from a powered-up system without affecting the device or system operation
- Power-Up Sequence Flexibility—MAX II devices can accommodate any possible power-up sequence
- Power-On Reset—MAX II devices maintain a reset state until voltage is within operating range

# I/O Standards

The I/O buffer of MAX II devices is programmable and supports a wide range of I/O voltage standards. Each I/O bank in a MAX II device can be programmed to comply with a different I/O standard. All I/O banks can be configured with the following standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS

The Schmitt trigger input option is supported by 3.3-V and 2.5-V I/O standard. The I/O Bank 3 also includes 3.3-V PCI I/O standard interface capability on the EPM1270 and EPM2210 devices. See Figure 9–1.




I/O Bank 4

#### Notes to Figure 9–1:

- (1) Figure 9–1 is a top view of the silicon die.
- (2) Figure 9–1 is a graphical representation only. Refer to the pin list and the Quartus® II software for exact pin locations.
- (3) EPM240 and EPM570 devices only have two I/O banks.
- (4) The 3.3-V PCI I/O standard is only supported in EPM1270 and EPM2210 devices.
- (5) The Schmitt trigger input option for 3.3-V and 2.5-V I/O standards is supported for all I/O pins.

# MultiVolt Core & I/O Operation

MAX II devices include MultiVolt core I/O operation capability, allowing the core and I/O blocks of the device to be powered-up with separate supply voltages. The VCCINT pins supply power to the device core and the VCCIO pins supply power to the device I/O buffers. The VCCINT pins can be powered-up with 1.8 V for MAX II devices with a "G" ordering code suffix or 2.5 V/3.3 V for MAX II devices. All the VCCIO pins for a given I/O bank that have MultiVolt capability should be supplied from the same voltage level (e.g., 5.0, 3.3, 2.5, 1.8, or 1.5 V). See Figure 9–2.



#### Figure 9–2. Implementing a Multiple-Voltage System with a MAX II Device Notes (1), (2), (3), (4)

#### *Notes to Figure 9–2:*

- For MAX II devices with a "G" ordering code suffix, VCCINT pins will only accept a 1.8-V power supply.
- (2) For MAX II devices, VCCINT pins will only accept a 2.5-V or 3.3-V power supply.
- (3) MAX II devices can drive a 5.0-V TTL input when V<sub>CCIO</sub> = 3.3 V. To drive a 5.0-V CMOS, an open-drain setting with internal a PCI clamp diode and external resister are required.
- (4) MAX II devices can be 5.0-V tolerant with the use of an external resistor and the internal PCI clamp diode on EPM1270 and EPM2210 devices.

# 5.0-V Device Compatibility

A MAX II device can drive a 5.0-V TTL device by connecting the VCCIO pins of the MAX II device to 3.3 V. This is possible because the output high voltage ( $V_{OH}$ ) of a 3.3-V interface meets the minimum high-level voltage of 2.4 V of a 5.0-V TTL device.

A MAX II device may not correctly interoperate with a 5.0-V CMOS device if the output of the MAX II device is connected directly to the input of the 5.0-V CMOS device. If MAX II device's  $V_{OUT}$  is greater than  $V_{CCIO}$ , the PMOS pull-up transistor still conducts if the pin is driving high, preventing an external pull-up resistor from pulling the signal to 5.0 V. To make MAX II device outputs compatible with 5.0-V CMOS devices, configure the output pins as open-drain pins with the PCI clamp diode enabled, and use an external pull-up resistor. See Figure 9–3.




Figure 9–3. MAX II Device Compatibility with 5.0-V CMOS Devices

#### Note to Figure 9–3:

(1) This diode is only active after power-up. MAX II devices require an external diode if driven by 5.0 V before power-up.

The open-drain pin never drives high, only low or tri-state. When the open-drain pin is active, it drives low. When the open-drain pin is inactive, the pin is tri-stated and the trace pulls up to 5.0 V by the external resistor. The purpose of enabling the PCI clamping diode is to protect the MAX II device's I/O pins. The 3.3-V V<sub>CCIO</sub> supplied to the PCI clamping diodes causes the voltage at point A to clamp at 4.0 V, which meets the MAX II device's reliability limits when the trace voltage exceeds 4.0 V. The device operates successfully because a 5.0-V input is within its input specification.

The PCI clamping diode is only supported in the EPM1270 and EPM2210 device's I/O Bank 3. An external protection diode is needed for other I/O banks in EPM1270 and EPM2210 devices and all I/O pins in EPM240 and EPM570 devices.

The pull-up resistor value should be small enough for sufficient signal rise time, but large enough so that it does not violate the  $I_{OL}$  (output low) specification of MAX II devices.

The maximum MAX II device  $I_{OL}$  depends on the programmable drive strength of the I/O output. Table 9–1 shows the programmable drive strength settings that are available for the 3.3-V LVTTL/LVCMOS I/O standard for MAX II devices. The PCII/O standard is always set at 20 mA with no alternate setting.

Table 9–1. 3.3-V LVTTL/LVCMOS Programmable Drive Strength		
I/O Standard I <sub>OH</sub> /I <sub>OL</sub> Current Strength Setting (mA)		
3.3-V LVTTL	16	
	8	
3.3-V LVCMOS	8	
	4	

To compute the required value of  $R_{EXT}$ , first calculate the model of the open-drain transistors on the MAX II device. This output resistor ( $R_{EXT}$ ) can be modeled by dividing  $V_{OL}$  by  $I_{OL}$  ( $R_{EXT}$  =  $V_{OL}/I_{OL}$ ). Table 9–2 shows the maximum  $V_{OL}$  for the 3.3-V LVTTL/LVCMOS I/O standard for MAX II devices. Refer to Chapter 5, DC & Switching Characteristics for information on I/O standard specifications.

Table 9–2. 3.3-V LVTTL/LVCMOS Maximum V <sub>oL</sub>		
I/O Standard Voltage (V)		
3.3-V LVTTL 0.45		
3.3-V LVCMOS	0.20	

Select  $R_{EXT}$  so that the MAX II device's  $I_{OL}$  specification is not violated. You can compute the required pull-up resistor value of  $R_{EXT}$  by using the equation:  $R_{EXT} = (V_{CC}/I_{OL}) - R_{INT}$ . For example, if an I/O pin is configured as a 3.3-V LVTTL with a 16 mA drive strength, given that the maximum power supply ( $V_{CC}$ ) is 5.5 V, the value of  $R_{EXT}$  can be calculated as follows:

$$R_{EXT} = \frac{(5.5V - 0.45 V)}{16 \text{ mA}} = 315.6 \Omega$$

This resistor value computation assumes worst-case conditions. You can adjust the  $R_{EXT}$  value according to the device configuration drive strength. Additionally, if your system does not see a wide variation in voltage-supply levels, you can adjust these calculations accordingly.

Because MAX II devices are 3.3-V, 32-bit, 33-MHz PCI compliant, the input circuitry accepts a maximum high-level input voltage ( $V_{IH}$ ) of 4.0 V. To drive a MAX II device with a 5.0-V device, you must connect a resistor ( $R_2$ ) between the MAX II device and the 5.0-V device. See Figure 9–4.




Figure 9–4. Driving a MAX II PCI-Compliant Device with a 5.0-V Device

Note to Figure 9–4:


(1) This diode is only active after power-up. MAX II devices require an external diode if driven by 5.0 V before power-up.

If V<sub>CCIO</sub> for MAX II devices is 3.3 V and the PCI clamping diode is enabled, the voltage at point B in Figure 9–4 is 4.0 V, which meets the MAX II devices reliability limits when the trace voltage exceeds 4.0 V. To limit large current draw from the 5.0-V device, R<sub>2</sub> should be small enough for a fast signal rise time and large enough so that it does not violate the high-level output current (I<sub>OH</sub>) specifications of the devices driving the trace.

To compute the required value of  $R_2$ , first calculate the model of the pullup transistors on the 5.0-V device. This output resistor ( $R_1$ ) can be modeled by dividing the 5.0-V device supply voltage ( $V_{CC}$ ) by the  $I_{OH}$ :  $R_1 = V_{CC}/I_{OH}$ .

Figure 9–5 shows an example of typical output drive characteristics of a 5.0-V device.





As shown above,  $R_1 = 5.0 \text{ V}/135 \text{ mA}$ .

The values usually shown in data sheets reflect typical operating conditions. Subtract 20% from the data sheet value for guard band. This subtraction applied to the above example gives  $R_1$  a value of 30.

Select R<sub>2</sub> so that the MAX II device's I<sub>OH</sub> specification is not violated. For example, if the above device has a maximum I<sub>OH</sub> of 8 mA, given the PCI clamping diode,  $V_{IN} = V_{CCIO} + 0.7 \text{ V} = 3.7 \text{ V}$ . Given that the maximum supply load of a 5.0-V device (V<sub>CC</sub>) is 5.50 V, the value of R<sub>2</sub> can be calculated as follows:

$$R_2 = \frac{(5.50V - 3.7 V) - (8 mA \times 30 \Omega)}{8 mA} = 194 \Omega$$

This analysis assumes worst-case conditions. If your system does not see a wide variation in voltage-supply levels, you can adjust these calculations accordingly.

Because 5.0-V device tolerance in MAX II devices requires use of the PCI clamp, and this clamp is activated only after power-up, 5.0-V signals may not be driven into the device until it is configured. The PCI clamping diode is only supported in the EPM1270 and EPM2210 device's I/O Bank 3. An external protection diode is needed for other I/O banks for EPM1270 and EPM2210 devices and all I/O pins in EPM240 and EPM570 devices.

As mentioned earlier, 5.0-V tolerance can be supported with the PCI clamp diode enable with external series/pull-up resistance. To guarantee long term reliability of the device's I/O buffer, there are restrictions on the signal duty cycle that drive the MAX II I/O which is based on the maximum clamp current. Table 9–3 shows the maximum signal duty cycle for 3.3-V V<sub>CCIO</sub> given a PCI clamp current handling capability.

Table 9–3. Maximum Signal Duty Cycle			
V <sub>IN</sub> (V) (1)	I <sub>CH</sub> (mA) <i>(2)</i>	Max Duty Cycle (%)	
4.0	5.00	100	
4.1	11.67	90	
4.2	18.33	50	
4.3	25.00	30	
4.4	31.67	17	
4.5	38.33	10	
4.6	45.00	5	

#### Notes to Table 9–3:

(1)  $V_{IN}$  is the voltage at the package pin.

(2) The I<sub>CH</sub> is calculated with a 3.3-V V<sub>CCIO</sub>. A higher V<sub>CCIO</sub> value will have a lower I<sub>CH</sub> value with the same V<sub>IN</sub>.

# Recommended Operating Condition for 5.0-V Compatibility

	For signals with duty cycle greater than 30% on MAX II input pins, Altera recommends a V <sub>CCIO</sub> voltage of 3.0 V to guarantee long-term I/O reliability. For signals with duty cycle less than 30%, the V <sub>CCIO</sub> voltage can be 3.3 V.
Hot-Socketing	For information on hot socketing, refer to Chapter 4, Hot Socketing & Power-On Reset in MAX II Devices.
Power-Up Sequencing	MAX II devices are designed to operate in multiple-voltage environments where it may be difficult to control power sequencing. Therefore, MAX II devices are designed to tolerate any possible power-up sequence. Either $V_{\rm CCINT}$ or $V_{\rm CCIO}$ can initially supply power to the device, and 3.3-V, 2.5-V, 1.8-V, or 1.5-V input signals can drive the devices without special precautions before $V_{\rm CCINT}$ or $V_{\rm CCIO}$ is applied. MAX II devices can operate with a $V_{\rm CCIO}$ voltage level that is higher than the $V_{\rm CCINT}$ level.
	When $V_{CCIO}$ and $V_{CCINT}$ are supplied from different power sources to a MAX II device, a delay between $V_{CCIO}$ and $V_{CCINT}$ may occur. Normal operation does not occur until both power supplies are in their recommended operating range. When $V_{CCINT}$ is powered-up, the IEEE Std. 1149.1 Joint Test Action Group (JTAG) circuitry is active. If the TMS and TCK are connected to $V_{CCIO}$ and $V_{CCIO}$ is not powered-up, the JTAG signals are left floating. Thus, any transition on TCK can cause the state machine to transition to an unknown JTAG state, leading to incorrect operation when $V_{CCIO}$ is finally powered-up. To disable the JTAG state during the power-up sequence, TCK should be pulled low to ensure that an inadvertent rising edge does not occur on TCK.
Power-On Reset	For information on Power-On Reset (POR), refer to Chapter 4, Hot Socketing & Power-On Reset in MAX II Devices.
Conclusion	MAX II devices have MultiVolt I/O support, allowing 1.5-V, 1.8-V, 2.5-V, and 3.3-V devices to interface directly with MAX II devices without causing voltage conflicts. In addition, MAX II devices can interface with 5.0-V devices by slightly modifying the external hardware interface and enabling PCI clamping diodes via the Quartus II software. This MultiVolt capability also enables the device core to run at its core voltage, $V_{CCINT}$ , while maintaining I/O pin compatibility with other devices. Altera has taken further steps to make system design easier by designing devices that allow $V_{CCINT}$ and $V_{CCIO}$ to power-up in any sequence and by incorporating support for hot-socketing.



This section provides information on the user flash memory (UFM) block in  ${\rm MAX}^{\circledast}$  II devices.

This section includes the following chapters:

- Chapter 10. Using User Flash Memory in MAX II Devices
- Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow
- Chapter 12. Replacing Serial EEPROMs with MAX II User Flash Memory

#### **Revision History** The table below shows the revision history for Chapters 10 through 12.

Chapter(s)	Date / Version	Changes Made
10	March 2004, v1.0	Initial Release.
11	March 2004, v1.0	Initial Release.
12	March 2004, v1.0	Initial Release.



# Chapter 10. Using User Flash Memory in MAX II Devices

#### MII51010-1.0

# IntroductionMAX® II devices feature a user flash memory (UFM) block which can be<br/>used similar to a serial EEPROM for storing non-volatile information up<br/>to 8 Kbits. The UFM provides an ideal storage solution supporting any<br/>possible protocol for interfacing (SPI, parallel, and other protocols)<br/>through bridging logic that can be designed into the MAX II logic array.This chapter provides guidelines for UFM applications by describing the<br/>features and functionality of the MAX II UFM block and the Quartus® II<br/>altufm megafunction.

# UFM Array Description

Each UFM array is organized as two separate sectors with 4,096 bits per sector. Each sector can be erased independently. Table 10–1 shows the dimension of the UFM array.

Table 10–1. UFM Array Size				
Device	Total Bits	Sectors	Address Bits	Data Width
EPM240 EPM570 EPM1270 EPM2210	8,192	2 (4,096 bits per sector)	9	16

#### **Memory Organization Map**

Table 10–2 shows the memory organization for the MAX II UFM block. There are 512 locations with 9 bits addressing a range of 000h to 1FFh. Each location stores 16-bit wide data. The most significant bit (MSB) of the address register indicates the sector in operation.

Table 10–2. Memory Organization			
Sector	Address Range		
1	100h	1FFh	
0	000h	0FFh	

#### **Using & Accessing UFM Storage**

You can use the UFM to store data of different memory sizes and data widths. Even though the UFM storage width is 16 bits, you can implement different data widths or a serial interface. You can use the altufm megafunction to implement an interface to provide a different data width. Table 10–3 shows the different data widths available for the three types of interfaces supported in the Quartus II software.

Table 10–3. Data Widths for Logic Array Interfaces			
Logic Array Interface Data Width (Bits) Interface Type			
SPI	16	Serial	
Parallel	Options of 3 to 16	Parallel	
None	16	Serial	



For more details on the logic array interface options in the altufm megafunction, see "Software Support for UFM Block" on page 10–12.

# UFM Functional Description

Figure 10–1 is the block diagram of the MAX II UFM block and the interface signals.




Figure 10–1. UFM Block & Interface Signals

Table 10–4 summarizes the MAX II UFM block input and output interface signals.

Table 10–4. UFM	Interface Signals	(Part 1 of 3)
Port Name	Port Type	Description
DRDin	Input	Serial input to the data register. It is used to enter a data word when writing to the UFM. The data register is 16 bits wide and data is shifted from the least significant bit (LSB) register to the MSB register per DRCLK. It is required for writing, but unused if the UFM is in read-only mode.
DRCLK	Input	Clock input that controls the data register. It is required and takes control when data is shifted from DRDin down to DRDout or loaded in parallel from the flash memory. The maximum frequency for DRCLK is 10 MHz.

Port Name	Port Type	Description
DRSHFT	Input	Signal that determines whether to shift the data register or load it on a DRCLK edge. A high value shifts the data from DRDin into the LSB of the data register and from the MSB of the data register out to DRDout. A low value loads the value of the current address in the flash memory to the data register.
ARDin	Input	Serial input to the address register. It is used to enter the address of a memory location to read, program, or erase. The address register is 9 bits wide for the UFM size (8,192 bits).
ARCLK	Input	Clock input that controls the address register. It is required when shifting the address data from ARDin into the address register or during the increment stage. The maximum frequency for ARCLK is 10 MHz.
ARSHFT	Input	Signal that determines whether to shift the address register or increment it on an ARCLK edge. A high value shifts the data from ARDin serially into the address register. A low value increments the current address by 1. The address register rolls over to 0 when the address space is at the maximum.
PROGRAM	Input	Signal that initiates a program sequence. On the rising edge, the data currently in the data register is written to the location currently in the address register. The BUSY signal will be asserted until the program sequence is completed.
ERASE	Input	Signal that initiates an erase sequence. On a rising edge, the memory sector indicated by the MSB of the address register will be erased. The BUSY signal will be asserted until the erase sequence is completed.
OSC_ENA	Input	This signal turns on the internal oscillator in the UFM block, and is optional but required when the OSC output is used. If OSC_ENA is driven high, the internal oscillator is enabled and the OSC output will toggle. If OSC_ENA is driven low, the internal oscillator is disabled and the OSC output drives constant low.
DRDout	Output	Serial output of the data register. Each time the DRCLK signal is applied, a new value is available. The DRDout value depends on the DRSHFT signal. When the DRSHFT signal is high, DRDout value is the new value that is shifted into the MSB of the data register. If the DRSHFT is low, DRDout would contain the MSB of the memory location read into the data register.
BUSY	Output	Signal that indicates when the memory is BUSY performing a PROGRAM or ERASE instruction. When it is high, the address and data register should not be clocked. The new PROGRAM or ERASE instruction will not be executed until the BUSY signal is de-asserted.

Table 10–4. UFM	Interface Signals	(Part 3 of 3)
Port Name	Port Type	Description
OSC	Output	Output of the internal oscillator. It can be used to generate a clock to control user logic with the UFM. It requires an OSC enable input in order to produce an output.
RTP_BUSY	Output	This output signal is optional and only needed if the Real-Time ISP feature is used. The signal is asserted high during real-time in-system programming. The last read or write operation can be completed when it goes high during the operation. However, no more operations are allowed after the last read or write cycle. The data and address registers do not retain the contents of the last read or write operation for the UFM block during Real-Time ISP mode.

To see the interaction between the UFM block and the logic array of MAX II devices, refer to Figure 2–16 for EPM240 devices and Figure 2–17 for EPM570, EPM1270, and EPM2210 devices.


## **UFM Address Register**

The MAX II UFM block is organized as a  $512 \times 16$  memory. Since the UFM block is organized into two separate sectors, the MSB of the address indicates the sector that will be in action; 0 for sector 0 (UFM0) while 1 is for sector 1 (UFM1). An ERASE instruction erases the content of the specific sector that is indicated by the MSB of the address register. Figure 10–2 shows the selection of the UFM sector in action using the MSB of the address register.

••••

See "Erase" on page 10–11 for more information on ERASE mode.

Figure 10–2. Selection of the UFM Sector Using the MSB of the Address Register




Three control signals exist for the address register: ARSHFT, ARCLK, and ARDin. ARSHFT is used as both a shift-enable control signal and an autoincrement signal. If the ARSHFT signal is high, a rising edge on ARCLK will load address data serially from the ARDin port and move data serially through the registers. A clock edge with the ARSHFT signal low increments the address register by 1. This implements an auto-increment of the address to allow data streaming. When a program, read, or an erase sequence is executing, the address that is in the address register becomes the active UFM location.

## **UFM Data Register**

The UFM data register is 16 bits wide with four control signals, DRSHFT, DRCLK, DRDin, and DRDout. DRSHFT distinguishes between clock edges that move data serially from DRDin or to DRDout and clock edges that latch parallel data from the UFM sectors. If the DRSHFT signal is high, a clock edge moves data serially through the registers from DRDin to DRDout. If the DRSHFT signal is low, a clock edge captures data from the UFM sector pointed by the address register in parallel. The MSB is the first bit that will be seen at DRDout. The data register DRSHFT signal will also be used to enable the UFM for reading data. When the DRSHFT signal is low, the UFM latches data into the data register. Figure 10–3 shows the UFM data register.





## **UFM Program/Erase Control Block**

The UFM program/erase control block is used to generate all the control signals necessary to program and erase the UFM block independently. This reduces the number of LEs necessary to implement a UFM controller in the logic array. It also guarantees correct timing of the control signals to the UFM. A rising edge on either PROGRAM or ERASE causes this control signal block to activate and begin sequencing through the program or erase cycle. At this point, for a program instruction, whatever data is in the data register will be written to the address pointed to by the address register.

Only sector erase is supported by the UFM. Once an ERASE command is executed, this control block will erase the sector whose address is stored in the address register. When the PROGRAM or ERASE command first activates the program/erase control block, the BUSY signal will be driven high to indicate an operation in progress in the UFM. Once the program or erase algorithm is completed, the BUSY signal will be forced low.

## Oscillator

OSC\_ENA, one of the input signals in the UFM block, is used to enable the oscillator signal to output through the OSC output port. You can use this OSC output port to connect with the interface logic in the logic array. It can be routed through the logic array and fed back as an input clock for the address register (ARCLK) and the data register (DRCLK). The output frequency of the OSC port is one-fourth that of the oscillator frequency. As a result, the frequency range of the OSC port is 4.8 to 8.4 MHz. The maximum clock frequency accepted by ARCLK and DRCLK is 10 MHz.

When the OSC\_ENA input signal is asserted, the oscillator is enabled and the output is routed to the logic array through the OSC output. When the OSC\_ENA is set low, the OSC output drives constant low. The routing delay from the OSC port of the UFM block to OSC output pin depends on placement. You can analyze this delay using the Quartus II timing analyzer.

The internal oscillator has a frequency range from 19.2 to 33.6 MHz. The only time the internal oscillator enables itself is during download or for ISC mode. At all other times or if the UFM is not used, the oscillator is not running. In UFM user mode, it is up to the OSC\_ENA signal to enable the oscillator. The internal oscillator does not need to toggle during read operations. However, this oscillator must be enabled for program or erase sequences. OSC\_ENA can be tied low if you are not issuing any PROGRAM or ERASE commands.

The oscillator frequency range is preliminary and subject to change. Contact Altera for more information.

## UFM Operating Modes

There are three different modes for the UFM block:

- Read/Stream Read
- Program (Write)
- Erase

During program, address and data can be loaded concurrently. You can manipulate the UFM interface controls as necessary to implement the specific protocol provided the UFM timing specification is met. Figures 10–4 through 10–7 show the control waveforms for accessing UFM in three different modes. For PROGRAM mode (Figure 10–6) and ERASE mode (Figure 10–7), the PROGRAM and ERASE signals are not obligated to assert immediately after loading the address and data. They can be asserted anytime after the address register and data register have been loaded.



Refer to Chapter 2, MAX II Architecture in this handbook for a complete description of the device architecture, and for the specific values of the timing parameters listed in this chapter.

#### **Read/Stream Read**

The three control signals, PROGRAM, ERASE, and BUSY are not required during read or stream read operation. To perform a read operation, the address register has to be loaded with the reference address where the data is or is going to be located in the UFM. The address register can be stopped from incrementing or shifting addresses from ARDin by stopping the ARCLK clock pulse. DRSHFT must be asserted low at the next rising edge of DRCLK to load the data from the UFM to the data register. To shift the bits from the register, 16 clock pulses have to be provided to read 16-bit wide data. You can use DRCLK to control the read time or disable the data register by discontinuing the DRCLK clock pulse. Figure 10–4 shows the UFM control waveforms during read mode.

The UFM block can also perform stream read operation, reading continuously from the UFM using the address increment feature. Stream read mode is started by loading the base address into the address register. DRSHFT must then be asserted low at the first rising edge of DRCLK to load data into the data register from the address pointed to by the address register. DRSHFT will then assert high to shift out the 16-bit wide data with the MSB out first. Figure 10–5 shows the UFM control waveforms during stream read mode.





Figure 10-4. UFM Read Waveforms


Figure 10–5. UFM Stream Read Waveforms



#### Program

To program or write to the UFM, you must first perform a sequence to load the reference address into the address register. DRSHFT must then be asserted high to load the data serially into the data register starting with the MSB. Loading an address into the address register and loading data into the data register can be done concurrently. After the 16 bits of data have been successfully shifted into the data register, the PROGRAM signal must be asserted high to start writing to the UFM. On the rising edge, the data currently in the data register is written to the location currently in the address register. The BUSY signal is asserted until the program sequence is completed. The data and address register should not be modified until the BUSY signal is de-asserted, or the flash content will be corrupted. The PROGRAM signal is applied at exactly same time with the ERASE signal, the behavior is undefined and the contents of flash is corrupted. Figure 10–6 shows the UFM waveforms during program mode.

Figure 10-6. UFM Program Waveforms




#### Erase

The ERASE signal will initiates an erase sequence to erase a whole sector of the UFM. The data register is not needed to perform an erase sequence. To indicate the sector of the UFM to be erased, the MSB of the address register should be loaded with 0 to erase the UFM sector 0, or 1 to erase the UFM sector 1 (Figure 10–2 on page 10–5). On a rising edge of the ERASE signal, the memory sector indicated by the MSB of the address register will be erased. The BUSY signal is asserted until the erase sequence is completed. The address register should not be modified until the BUSY signal is de-asserted to prevent the content of the flash from being corrupted. This ERASE signal will be ignored when the BUSY signal is asserted. Figure 10–7 illustrates the UFM waveforms during erase mode.

When the UFM sector is erased, it has 16-bit locations all filled with FFFF. Each UFM storage bit can be programmed not more than twice between erase sequences. You can write to any word up to two times as long as the second programming attempt at that location only adds 0s. 1s are mask bits for your input word that get ignored by the flash array. New 1s in the location can only be achieved by an erase. Therefore, it is possible for you to perform byte writes since the UFM array is 16 bits for each location.





# Programming and Reading the UFM with JTAG

In Altera MAX II devices, you can write or read data to/from the UFM using the IEEE Std. 1149.1 JTAG interface. You can use a PC or UNIX workstation, the Quartus II Programmer, and the ByteBlaster<sup>™</sup> MV or ByteBlaster<sup>™</sup> II parallel port download cable to download Programmer Object File (**.pof**), Jam<sup>™</sup> Standard Test and Programming Language (STAPL) Files (**.jam**), or Jam Byte-Code Files (**.jbc**) from the Quartus II software targeting the MAX II device UFM block.

The POF, Jam File, or JBC File can be generated using the Quartus II software.

#### Jam Files

Both Jam STAPL and JBC files are supported for programming and reading the UFM block. JBC files are binary files that are compiled versions of Jam files. You do not need to generate specific software or algorithm for programming and reading as the Jam files contain the JTAG commands for programming the device and/or the UFM block.

#### Jam Players

Jam Players read the descriptive information in Jam files and translate them into data that programs the target device. Jam Players do not program a particular device architecture or vendor; they only read and understand the syntax defined by the Jam file specification. In-field changes are confined to the Jam file, not the Jam Player. As a result, you do not need to modify the Jam Player source code for each in-field upgrade.

There are two types of Jam Players to accommodate the two types of Jam files: an ASCII Jam STAPL Player and a Jam STAPL Byte-Code Player. Both ASCII Jam STAPL Player and Jam STAPL Byte-Code Player are coded in the C programming language for 16-bit and 32-bit processors.

# Software Support for UFM Block

The Altera Quartus II software includes sophisticated tools that fully utilize the advantages of UFM block in MAX II device, while maintaining simple, easy-to-use procedures that accelerate the design process. The following section describes how the altufm megafunction supports a simple design methodology for instantiating standard interface protocols for the UFM block, such as:

- SPI
- Parallel
- None (Altera Serial Interface)

This section includes the megafunction symbol, the input and output ports, a description of the MegaWizard<sup>®</sup> Plug-In Manager options, and example MegaWizard screen shots. Refer to Quartus II Help for the altufm megafunction AHDL functional prototypes (applicable to Verilog HDL), VHDL component declaration, and parameter descriptions. Figure 10–8 shows altufm megafunction selection (Flash Memory) in the MegaWizard Plug-In Manager. This megafunction is in the **memory compiler** directory of the **Megafunctions** dialog box (Tools menu).

Figure 10–8. altufm Megafunction Selection in the MegaWizard Plug-In Manager

MegaWizard Plug-In Manager [page 2a]	×
Which megafunction would you like to customize? Select a megafunction from the list below	Which device family will you be MAX II
Installed Plug-Ins Altera SOPC Builder Altera SOPC Builder ARM-Based Excalibur FIFO partitioner gates gates FIFO partitioner FIFO memory compiler CAM FIFO <	<ul> <li>Which type of output file do you want to create?</li> <li>AHDL</li> <li>YHDL</li> <li>Verilog HDL</li> <li>Verilog HDL</li> </ul> What name do you want for the gutput file? Browse D:\data\ufm D:\data\ufm Return to this page for another create operation Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory or a user library you specify in the User Libraries page of the Settings dialog box (Assignments menu). Your current user library directories are:
	Cancel < <u>B</u> ack <u>N</u> ext > Einish

The altufm MegaWizard Plug-In Manager has separate pages that apply to the MAX II UFM block. During compilation, the Quartus II Compiler verifies the altufm parameters selected against the available logic array interface options, and any specific assignments.

## Serial Peripheral Interface

Serial peripheral interface (SPI) is a four-pin serial communication subsystem included on the Motorola 6805 and 68HC11 series microcontrollers. It allows the microcontroller unit to communicate with peripheral devices, and is also capable of inter-processor communications in a multiple-master system.

There are master or slave devices for SPI interface. The master device initiates and controls the data transfers and provides the clock signal for synchronization. The slave device responds to the data transfer request from the master device. The master device in an SPI interface initiates a service request with the slave devices responding to the service request. The UFM will be configured as the slave device for the SPI interface. There are only four pins in SPI: SI, SO, SCK, and nCS. Table 10–5 describes the SPI interface pins and functions.

Table 10	–5. SPI Interface Signals	
Pin	Description	Function
SI	Serial Data Input	Receive data serially.
SO	Serial Data Output	Transmit data serially.
SCK	Serial Data Clock	The clock signal produced from the master device to synchronize the data transfer.
nCS	Chip Select	Active low signal that enables the slave device to receive or transfer data from the master device.

Data transmitted to the SI port of the slave device is sampled by the slave device at the positive SCK clock. On the other hand, data transmits from the slave device through SO at the negative SCK clock edge. When nCS is asserted, it means the current device is being selected by the master device from the other end of the SPI bus for service. When nCS is not asserted, the SI and SCK ports should be blocked from receiving signals from the master device, and SO should be in High Impedance state to avoid causing contention in the shared SPI bus. All instructions, addresses, and data are transferred with the MSB first and start with high-to-low nCS transition. The circuit diagram is shown in Figure 10–9.




Figure 10–9. Circuit Diagram for SPI Interface Read or Write Operations

When data transferring is taking place, the MSB is always the first bit transmitted or received. The data transmission (READ or WRITE) to the slave device (UFM block) is always done through the following sequence in SPI:

- 1. nCS is pulled low from the master device to indicate the start of transmission.
- 2. An 8-bit instruction opcode (READ or WRITE; see Table 10–6) is received from the master device. (If internal programming is in progress, READ or WRITE is ignored and not accepted).
- 3. A 16-bit address is received from the master device. The LSB of the address will be received last. As the UFM block can take only 9 bits of address maximum, the first 7 address bits received is always discarded. If the instruction issued at Step 2 above is WRITE, a check is carried out on the status register (see Table 10–7) to find out if write has been enabled, and the address is outside of the protected region; otherwise, Step 4 below is skipped.
- 4. Data is transmitted for as many words as needed by the slave device through SO for READ operation. When the end of the UFM storage array is reached, the address counter rolls over to the start of the UFM to continue the READ operation. For WRITE operation, only one word (16 bits) data is accepted by the slave device through SI.
- 5. nCS is pulled back to high from the master device to indicate the end of transmission.

#### **Opcodes**

The 8-bit instruction opcode is shown in the Table 10–6. After nCS is pulled low, the indicated opcode must be provided. Otherwise, the interface assumes that the master device has internal logic errors and ignore the rest of the incoming signals. Once nCS is pulled back to high, the interface is back to normal. nCS should be pulled low again for a new service request.

Table 10–6. Instruct	tion Set for SPI	
Name	Opcode	Operation
WREN	0000X110	Enable Write to UFM
WRDI	0000x100	Disable Write to UFM
RDSR	0000x101	Read Status Register
WRSR	0000x001	Write Status Register
READ	0000x011	Read Data from UFM
WRITE	0000x010	Write Data to UFM
SECTOR-ERASE	0010X000	Sector Erase

The READ and WRITE opcodes are instructions for transmission, which means the data will be read from or written to the UFM.

SECTOR-ERASE is the instruction of erasing one sector of the UFM block. The sector erase operation is performed in the following sequence:

- 1. nCS is pulled low.
- 2. Opcode 00100000 is transmitted into the interface.
- 3. Send the 16-bit address. The eighth bit (as the first 7 bits will be discarded) of the address will indicate which sector is erased; a 0 means sector 0 (UFM0) is erased, and a 1 means sector 1 (UFM1) is erased.
- 4. nCS is pulled back to high.

WREN, WRDI, RDSR, and WRSR are instructions for status, meaning they do not have any direct interaction with UFM, but reads or sets the status register within the interface logic. The status register will be in the format as shown in Table 10–7.

Table 10-3	7. Status Re	gister Forma	at					
Position	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
Status	Х	Х	Х	Х	BP1	BP0	WEN	nRDY
Default Power-up	0	0	0	0	0	0	0	0

Below are the descriptions for the instructions that affect the status register.

#### WREN (Write Enable)

The interface is powered-up in the write disable state. Therefore, WEN in the status register (see Table 10–7) is 0 in power-up. Before any write is allowed to take place, WREN must be issued to set WEN in the status register to 1. If the interface is in Read-Only mode, WREN does not have any effect on WEN, and WEN is always 0. WREN is issued through following sequence:

- 1. nCS is pulled low.
- 2. Opcode 00000110 is transmitted into the interface to set WEN to 1 in the status register.
- 3. After the transmission of the eighth bit of WREN, the interface is in wait state (waiting for nCS to be pulled back to high). Any transmission after this is ignored.
- 4. nCS is pulled back to high.

#### WRDI (Write Disable)

After the UFM is programmed, WRDI can be issued to set WEN back to 0, disabling WRITE and preventing inadvertent writing to the UFM. WRDI is issued through following sequence:

- 1. nCS is pulled low.
- 2. Opcode 00000100 is transmitted to set WEN to 0 in the status register.
- 3. After the transmission of the eighth bit of WRDI, the interface is in wait state (waiting for nCS to be pulled back to high). Any transmission after this is ignored.
- 4. nCS is pulled back to high.

#### RDSR (Read Status Register)

The content of the status register can be read by issuing RDSR. Once RDSR is received, the interface outputs the content of the status register through the SO port. Although the most significant four bits (Bit 7 to Bit 4) do not hold valuable information, all eight bits in the status register will output through the SO port. This allows future compatibility when Bit 7 to Bit 4 have new meaning in the status register. During the internal program cycle in the UFM, RDSR is the only valid opcode recognized by the interface (therefore, the status register can be read at any time), and nRDY is the only valid status bit. Other status bits are frozen and remain unchanged until the internal program cycle is ended. RDSR is issued through the following sequence:

- 1. nCS is pulled low.
- 2. Opcode 00000101 is transmitted into the interface.
- 3. SI ignores incoming signals; SO output the content of the status register, Bit 7 first and Bit 0 last.
- 4. If nCS is kept low, repeat step 3.
- 5. nCS is pulled back to high to terminate the transmission.

#### WRSR (Write Status Register)

BP1 and BP0 are the status bits used to protect certain sections of the UFM from inadvertent write. The BP1 and BP0 status are updated by WRSR. During WRSR, only BP1 and BP0 in the status register can be written with valid information. The rest of the bits in the status register is ignored and not updated. When both BP1 and BP0 are 0, there is no protection for the UFM. When both BP1 and BP0 are 1, there is full protection for the UFM. The detail is shown in Table 10–8. WRSR is issued through the following sequence:

- 1. nCS is pulled low.
- 2. Opcode 00000001 is transmitted into the interface.
- 3. An 8-bit status is transmitted into the interface to update BP1 and BP0 of the status register.
- 4. If nCS is pulled high too early (before all the eight bits in Step 2 or Step 3 are transmitted) or too late (the ninth bit or more is transmitted), WRSR is not executed.
- 5. nCS is pulled back to high to terminate the transmission.


Table 10–8. Block Write Pro	otect Bits	Note (1)	
Level	Status Re	gister Bits	UFM Array Address
Levei	BP1	BPO	Protected
0 (No protection)	0	0	None
1 (Upper quarter protection)	0	1	180 to 1FF
2 (Upper half protection)	1	0	100 to 1FF
3 (full protection)	1	1	000 to 1FF

Note to Table 10-8:

(1) Protection against write/program and erase operation.

#### Instantiating SPI Using Quartus II altufm Megafunction

Figure 10–10 shows the altufm megafunction symbol for SPI instantiation in the Quartus II software.



Quartus II Software (SPI)

Figure 10–10. altufm Megafunction Symbol for SPI Instantiation in the

You can select the desired logic array interface on page 3 of the altufm MegaWizard<sup>®</sup> Plug-In Manager. Figure 10–11 shows page 3 of the altufm MegaWizard Plug-In Manager, selecting SPI as the interface protocol. On this page, you can choose whether to implement the Read/Write mode or Read Only mode as the access mode for the UFM. You can specify the initial content of the UFM block in page 4 of the altufm MegaWizard Plug-In Manager as discussed in "Creating Memory Content File" on page 10–24.




Figure 10–11. Page 3 altufm MegaWizard Plug-In Manager (SPI)

## **Parallel Interface**


This interface allows for parallel communication between the UFM block and the outside logic. Once the READ request, WRITE request, or ERASE request is asserted (active low assertion), the outside logics or device (such as microcontroller) are free to continue their operation while the data inside the UFM is retrieved, written, or erased. During this time, the nBUSY signal is driven "low" to indicate that it is not available to respond to any further request. After the operation is complete, the nBUSY signal is brought back to "high" to indicate that it is now available to service the new request. If it was the Read request, the Data Valid is driven "high" to indicate that the data at the DO port is the valid data from the last read address.

Asserting READ, WRITE, and ERASE at the same time is not allowed. Multiple requests are ignored and nothing is read from, written to, or erased in the UFM block. There is no support for sequential read and page write in the parallel interface. Table 10–9 summarizes the parallel interface pins and functions.

Table 10–9. Pa	arallel Interface Signals	
Pin	Description	Function
DI[15:0]	16-bit data Input	Receive 16-bit data in parallel. You can select an optional width of 3 to 16 bits using $\texttt{altufm}$ megafunction.
DO[15:0]	16-bit data Output	Transmit 16-bit data in parallel. You can select an optional width of 3 to 16 bits using $\texttt{altufm}$ megafunction.
ADDR[8:0]	Address Register	Operation sequence would refer to the data that is pointed to by the address register. You can determine the address bus width using altufm megafunction.
nREAD	READ Instruction Signal	Initiates a read sequence.
nWRITE	WRITE Instruction Signal	Initiates a write sequence.
nERASE	ERASE Instruction Signal	Initiates an erase sequence.
nBUSY	BUSY Signal	Driven low to notify that it is not available to respond to any further request.
Data Valid	Data Valid	Driven high to indicate that the data at the $DO$ port is the valid data from the last read address for read request.

Instantiating Parallel Interface Using Quartus II altufm Megafunction

Figure 10–12 shows the altufm megafunction symbol for a parallel interface instantiation in the Quartus II software.






Figure 10–13 shows the page 3 of the altufm MegaWizard Plug-In Manager, selecting the Parallel Interface as the interface. In this page, you can choose whether to implement the Read/Write mode or Read Only mode in the access mode for the UFM option. You also have an option to choose the width for address bus (up to 9 bits) and for the data bus (up to 16 bits). You can specify the initial content of the UFM block in page 4 of the altufm MegaWizard Plug-In Manager as discussed in "Creating Memory Content File" on page 10–24.

Figure 10–13. Page 3 altufm MegaWizard Plug-In Manager (Parallel)

MegaWizard Plug-In Manager - ALTI	JFM [page 3 of 5] 🛛 🔀
	Currently selected device family: MAX II
Parallol addr(6.0) alturim_parallel do(15.0) nbusy nread data_valid nerase Interface type: PARALLEL Usable flash memory size: 3192 bits	What is the access mode for the user flash memory?

## None (Altera Serial Interface)

None means using the dedicated UFM serial interface. The built-in UFM interface uses 13 pins for the communication. The functional description of the 13 pins are described in Table 10–4. You can produce your own interface design to communicate to/from the dedicated UFM interface and implement it in the logic array.

#### Instantiating None Using Quartus II altufm Megafunction

Figure 10–14 shows the altufm megafunction symbol for None instantiation in the Quartus II software.





Figure 10–15 shows page 3 of the altufm MegaWizard Plug-In Manager, selecting **none** for the interface protocol. By selecting **none**, all the other options are grayed out or unavailable to you. However, you still can specify the initial content of the UFM block in page 4 of the altufm MegaWizard Plug-In Manager as discussed in "Creating Memory Content File" on page 10–24.

MegaWizard Plug-In Manager - ALTU  none program busy erase osc oscena drdout arcik rtpbusy arshtt arcik drshtt drdin Interface type: NONE Usable flash memory site: \$192 bits	FM [page 3 of 5]         Currently selected device family:         What is the interface protocol?         None         Parallel         Serial Peripheral Interface (SPI)         What is the access mode for the user flash memory?         Read/Write       Bead Only         What is the width of the address bus?         What is the width of the data bus?
	Cancel _ <backeinish< th=""></backeinish<>

Figure 10–15. Page 3 altufm MegaWizard Plug-In Manager (None)

# Creating Memory Content File

You can include the initial content of the UFM through a memory content file. Quartus II software supports two types of initial memory content file format; Memory Initialization File (.mif) and Hexadecimal File (.hex). A new memory content file for the UFM block can be created by choosing **New** (File menu). Select the HEX file or MIF in the **Other Files** tab (Figure 10–16).

Figure 10–16. Create New File Dialog Box

Device Design Fi	· ·	Files Othe	er Files	
AHDL Include F Block Symbol Fi Chain Descriptio Hexadecimal (In Memory Initializa SignalT ap II File Tol Script File	e n File tel-Format) File tion File			
Text File Vector Wavefor	n File			
			ок	Cancel

Immediately after clicking **OK**, a dialog box appears. In this dialog box, the **Number of words** represents the numbers of address lines while the **Word size** represents the data width. To create a memory content file for the altufm megafunction, enter 512 for the number of words and 16 for the word size, as shown Figure 10–17.

Figure 10–17. Number of Words & Word Size Dialog Box

Number of Words	& Word Size
Number of words:	512
Word size:	16
ОК	Cancel

For the parallel interface, if a HEX file is used to initialize the memory content for the altufm megafunction, you have to fully specify all 16 bits in each memory address, regardless of the data width selected. If your data width is less than 16 bits wide, your data must be placed in the MSBs of the data word and the remaining LSBs must be padded with 1's.

For an example, if address\_width = 3 and data\_width = 8 are selected for the altufm\_parallel megafunction, the HEX file should contain eight addresses of data (2<sup>3</sup> addresses), each word containing 16 bits. If the initial content at the location 000 is intended to be 10101010, you should specify 1010101011111111 for address 000 in the HEX file.

This specification applies only to HEX files used with the parallel interface. MIFs do not require you to fully specify 16 bits for each data word.

Figure 10–18 shows the memory content being written into a HEX file.

_	ta.hex	_	_	_	_	_	_	_
Addr	+0	+1	+2	+3	+4	+5	+6	+7
000	003C	0044	0045	0053	0049	0047	004E	0020
800	006E	0061	006D	0065	003D	0020	0022	004C
010	0045	0044	0020	0044	0072	0069	0076	0065
018	0072	0020	0046	0055	004E	0043	0054	0049
020	004F	004F	0022	003E	000D	003C	0043	004F
028	004D	0050	0041	004E	0059	003E	0020	0041
030	004C	0054	0045	0052	0041	0020	0043	004F
038	0052	0050	004F	0052	0041	0054	0049	004F
040	004E	0020	0077	0077	0077	002E	0061	006C
048	7400	0065	0072	0061	002E	0063	006F	006D
050	000D	003C	0044	0065	0076	0069	0063	0065
058	004E	0061	0074	0061	003E	000D	003C	0044
060	0065	0076	0069	0063	0065	004E	0061	006D
068	0065	003E	0020	0045	0050	004D	0031	0032
070	0037	0030	0054	0031	0034	0034	0043	0033
078	000D	003C	0050	0061	0072	0074	004E	006F
080	003E	0020	0032	0030	0030	0033	002D	004D
088	0041	0058	0032	002D	0031	0031	0033	000D
090	003C	004D	0061	006E	0075	0063	0044	0061
098	0074	0065	003E	0020	0031	0031	002F	0033
0a0	002F	0032	0030	0030	0033	0020	0032	002E
0a8	0031	0037	0050	004D	003C	0052	0065	0076
0b0	0069	0073	0069	006F	006E	003E	0020	0061
0b8	0030	002E	0039	0035	000D	003C	0043	0068
0c0	0065	0063	006B	0053	0075	006D	003E	0020
0c8	0030	0030	0030	0030	0043	0038	0039	0039
0d0	000D	0000	0000	0000	0000	0000	0000	0000
0d8	0000	0000	0000	0000	0000	0000	0000	0000
0e0	0000	0000	0000	0000	0000	0000	0000	0000
0e8	0000	0000	0000	0000	0000	0000	0000	0000
OfO	0000	0000	0000	0000	0000	0000	0000	0000
0f8	0000	0000	0000	0000	0000	0000	0000	0000
100	0000	0000	0000	0000	0000	0000	0000	0000
108	0000	0000	0000	0000	0000	0000	0000	0000
110	0000	0000	0000	0000	0000	0000	0000	0000
110	10000	0000	0000	0000	0000	0000	0000	0000

Figure 10–18. Hexadecimal (Intel-Format) File

This memory content file is then included using the altufm megafunction. Choose **Tools** > **MegaWizard Plug-In Manager** (File menu). The memory content file (**data.hex**) is included in page 4 of the altufm megafunction (Figure 10–19). Click **Yes**, and use this file for the memory content file. Click **Browse** to include the memory content file.

MegaWizard Plug-In Manager - ALTU	FM [page 4 of 5]
Ufm ufm program busy erase osc oscena drdout arcik ripbusy ershit drcik drcik trshit uspice type: NONE Usable flash memory size: 8192 bits	Do you want to specify the initial content of the memory? No, leave it blank. Yes, use this file for the memory content data (You can use a Hexadecimal [Intel-Format] File [ hex] or a Memory Initialization File [mil]] Eile name: data.hex <u>B</u> rowse
	Documentation         Cancel         < Back         Next >         Finish

#### Figure 10–19. Page 4 of the altufm Megafunction

# **Conclusion** The MAX II UFM block is a user-accessible, programmable non-volatile flash memory block that provides significant flexibility in its interfacing.

MAX II devices fill the need for on-board non-volatile storage in any application, minimizing board space and reducing total system cost.



Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow

MII51011-1.0

## Introduction

Small capacity, non-volatile memory is commonly used in storing manufacturing data (e.g., manufacturer's IDs, serial numbers). This data is important in differentiating products, inventory referencing, and storing test results during manufacturing.

The MAX<sup>®</sup> II user flash memory (UFM) is ideal for storing manufacturing data instead of using a separate low-density, non-volatile memory device. This solution creates a low-cost, portable medium for storing and controlling access to information. You can read and write manufacturing data using the IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface. Using the MAX II UFM block for data storage in manufacturing does not require additional I/O other than the JTAG pins. However, the UFM is not limited to specific standard interface protocols (you can implement any interface protocol in the programmable logic array of a MAX II device) to communicate with the UFM block. Integrating board-level flash memory, EEPROM capabilities, and system logic into one MAX II device improves the board space efficiency and minimizes system cost.

This chapter provides guidelines in utilizing the MAX II UFM for manufacturing data storage, including programming and reading stored data from the UFM block.



For more information on the MAX II UFM features, refer to Chapter 10, Using User Flash Memory in MAX II Devices.

# Manufacturing Data

Manufacturing data is a type of non-volatile information used to uniquely identify a device or chipset on the board. The variety of manufacturing data that is commonly stored in small-capacity, nonvolatile memory devices include:

- Product ID or Product Name
- Manufacturer's ID
- Serial or Part Numbers
- Manufacturing Date or Lot Codes
- Hardware Revision
- All other Related Product and Manufacturers' Information
- Manufacturer Test Counts and Results

Manufacturing date or lot codes are used to identify when a board was manufactured. Placing a manufacturer's lot code or a manufacturing date on the board makes future tracking easier. Manufacturing data storage on products is also important in organizing the inventory system. Manufacturing data is typically represented in ASCII text. Refer to Appendix A, ASCII Code Table for the standard characters in ASCII format.

# Storing Manufacturing Data in the UFM

Figure 11–1 shows the flow for writing manufacturing data to the UFM. Every manufacturing data storage flow should start with determining the constant data for UFM and the design function. Choosing the right standard interface protocol to access the UFM block is important to be compatible with the entire board design and to simplify the data read flow.

The initial memory content file which consists of the constant data is created in either Hexadecimal (.hex) format or in Memory Initialization File (.mif) format. You can develop the interface between the UFM block and other devices on the board using the MegaWizard<sup>®</sup> Plug-In Manager in the Quartus<sup>®</sup> II software. The initial memory content file is then included using the altufm megafunction of the MegaWizard Plug-In Manager. You can then generate different types of programming files including Programmer Object File (.**pof**) and Jam<sup>™</sup> Standard Test and Programming Language (STAPL) Files (.**jam**) using the Quartus II assembler. You can program the UFM block either using the Quartus II Programmer (.**pof**, .**jam**) or using the Jam Player (.**jam**).

Dynamic manufacturing data (which is the information that will change such as a lot code, date codes, and manufacturing test result data) is produced in HEX format only during board testing. Recompiling the project and also regenerating a new programming file to include all the static and dynamic data in the Quartus II software is impractical in test environments. Therefore, you can convert the HEX file into a Jam file using the UFM HEX to Jam Utility. You can use this Jam file with the incircuit tester to program or update the UFM.

However, during this stage of updating the UFM with the dynamic manufacturing data, it can overwrite the existing constant data. To retain the constant data, you can take advantage on the UFM which is organized into two separate sectors, and program the constant manufacturing data into one sector of the UFM during the compilation flow. Subsequently, in the board testing stage, you can then program the dynamic manufacturing data into the other sector of the UFM. ••••

Refer to "Data Storage Using the JTAG Interface" on page 11–5 for more information on programming the UFM block through the JTAG port. Refer to Chapter 10, Using User Flash Memory in MAX II Devices for details on using the altufm megafunction.




Figure 11–1. Data Storage Flow Chart

Update UFM Sector 0

Update


UFM Sector 1

Jam

# Reading Manufacturing Data from UFM

Accessing manufacturing data from the MAX II UFM block starts with determining the data needed to be read. You can read the manufacturing data from the UFM block in two ways: You can read the entire contents of sector 0 and/or sector 1 of the UFM block through the JTAG port using the Jam Player; or you can access the UFM contents through the MAX II device I/O pins that are assigned as the interface signals, where the interface between the UFM block and the other devices was developed earlier in the Quartus II software. Tracking the UFM address where the specific data is located is important for accessing the correct data. After obtaining this data, you can then display it on any user interface (such as a monitor or LCD, or save it to a file through the manufacturing software). See Figure 11–2.





# Data Storage Using the JTAG Interface

You can program and read manufacturing data using the IEEE Std. 1149.1 JTAG interface. You can program the UFM block and the MAX II logic array together using the JTAG interface in in-system programming (ISP) mode. Also, you can program to and read from the UFM block independently through the JTAG interface when the MAX II device is in user mode with the real-time ISP feature. You can program and read through the JTAG interface by using the Jam file output from the Quartus II and the standardized Jam Player software.

This design example describes one way to create manufacturing data for storage in the UFM block. All manufacturing data is converted into ASCII data format to maximize the memory efficiency. The code below shows the example manufacturing data.

<DESIGN name= "LED Driver FUNCTION">
<COMPANY> ALTERA CORPORATION www.altera.com
<BoardData>
<DeviceName> EPM1270T144C3
<PartNo> 2003-MAX2-113
<ManucDate> 11/3/2003 2.17PM
<Revision> a0.95

Table 11–1 shows the ASCII text of a manufacturing data example. This text is then written into either HEX or MIF format. The address radix is in HEX format.

Table 11-	Table 11–1. ASCII Text of Manufacturing Data Example (Sector 0) (Part 1 of 2)										
Address	+0	+1	+2	+3	+4	+5	+6	+7			
000	003C	0044	0045	0053	0049	0047	004E	0020			
008	006E	0061	006D	0065	003D	0020	0022	004C			
010	0045	0044	0020	0044	0072	0069	0076	0065			
018	0072	0020	0046	0055	004E	0043	0054	0049			
020	004F	004F	0022	003E	000D	003C	0043	004F			
028	004D	0050	0041	004E	0059	003E	0020	0041			
030	004C	0054	0045	0052	0041	0020	0043	004F			
038	0052	0050	004F	0052	0041	0054	0049	004F			
040	004E	0020	0077	0077	0077	002E	0061	006C			
048	0074	0065	0072	0061	002E	0063	006F	006D			
050	000D	003C	0044	0065	0076	0069	0063	0065			
058	004E	0061	0074	0061	003E	000D	003C	0044			
060	0065	0076	0069	0063	0065	004E	0061	006D			
068	0065	003E	0020	0045	0050	004D	0031	0032			

Table 11-	Table 11–1. ASCII Text of Manufacturing Data Example (Sector 0) (Part 2 of 2)									
Address	+0	+1	+2	+3	+4	+5	+6	+7		
070	0037	0030	0054	0031	0034	0034	0043	0033		
078	000D	003C	0050	0061	0072	0074	004E	006F		
080	003E	0020	0032	0030	0030	0033	002D	004D		
088	0041	0058	0032	002D	0031	0031	0033	000D		
090	003C	004D	0061	006E	0075	0063	0044	0061		
098	0074	0065	003E	0020	0031	0031	002F	0033		
0A0	002F	0032	0030	0030	0033	0020	0032	002E		
0A8	0031	0037	0050	004D	003C	0052	0065	0076		
0B0	0069	0073	0069	006F	006E	003E	0020	0061		
0B8	0030	002E	0039	0035	000D	003C	0043	0068		
0C0	0065	0063	006B	0053	0075	006D	003E	0020		
0C8	0030	0030	0030	0030	0043	0038	0039	0039		
0D0	000D	0000	0000	0000	0000	0000	0000	0000		
0D8	0000	0000	0000	0000	0000	0000	0000	0000		
0E0	0000	0000	0000	0000	0000	0000	0000	0000		
0E8	0000	0000	0000	0000	0000	0000	0000	0000		
0F0	0000	0000	0000	0000	0000	0000	0000	0000		
0F8	0000	0000	0000	0000	0000	0000	0000	0000		

Figure 11–3 shows the HEX file containing the manufacturing data in the Quartus II software (MIF format is also available).

#### Figure 11–3. HEX File Format

_	ta.hex		1.12	1 12	1.10	1.15	2.1	1.7
Addr	+0	+1	+2	+3	+4	+5	+6	+7
000	003C	0044	0045	0053	0049	0047	004E	0020
008	006E	0061	006D	0065	003D	0020	0022	004C
010	0045	0044	0020	0044	0072	0069	0076	0065
018	0072	0020	0046	0055	004E	0043	0054	0049
020	004F	004F	0022	003E	000D	003C	0043	004F
028	004D	0050	0041	004E	0059	003E	0020	0041
030	004C	0054	0045	0052	0041	0020	0043	004F
038	0052	0050	004F	0052	0041	0054	0049	004F
040	004E	0020	0077	0077	0077	002E	0061	006C
048	7400	0065	0072	0061	002E	0063	006F	006D
050	000D	003C	0044	0065	0076	0069	0063	0065
058	004E	0061	0074	0061	003E	000D	003C	0044
060	0065	0076	0069	0063	0065	004E	0061	006D
068	0065	003E	0020	0045	0050	004D	0031	0032
070	0037	0030	0054	0031	0034	0034	0043	0033
078	000D	003C	0050	0061	0072	0074	004E	006F
080	003E	0020	0032	0030	0030	0033	002D	004D
088	0041	0058	0032	002D	0031	0031	0033	000D
090	003C	004D	0061	006E	0075	0063	0044	0061
098	0074	0065	003E	0020	0031	0031	002F	0033
0a0	002F	0032	0030	0030	0033	0020	0032	002E
0a8	0031	0037	0050	004D	003C	0052	0065	0076
0b0	0069	0073	0069	006F	006E	003E	0020	0061
0b8	0030	002E	0039	0035	000D	003C	0043	0068
0c0	0065	0063	006B	0053	0075	006D	003E	0020
0c8	0030	0030	0030	0030	0043	0038	0039	0039
0d0	000D	0000	0000	0000	0000	0000	0000	0000
Od8	0000	0000	0000	0000	0000	0000	0000	0000
0e0	0000	0000	0000	0000	0000	0000	0000	0000
0e8	0000	0000	0000	0000	0000	0000	0000	0000
0f0	0000	0000	0000	0000	0000	0000	0000	0000
0f8	0000	0000	0000	0000	0000	0000	0000	0000
100	0000	0000	0000	0000	0000	0000	0000	0000
108	0000	0000	0000	0000	0000	0000	0000	0000
110	0000	0000	0000	0000	0000	0000	0000	0000

## **Generating a Programming File**

	A POF for the entire device is generated when you compile the design file in the Quartus II software. The Quartus II Programmer gives you an option to target the portion of device you wish to program. You can convert the POF to Jam STAPL or JBC File format targeting certain areas of the device using the Convert Programming Files feature in the Quartus II software. A Jam STAPL or JBC File can also be generated during compilation using the Settings option in the Quartus II software.
Conclusion	The MAX II UFM block is the best choice for storing manufacturing data, helping to improve board space efficiency and minimizing system cost by integrating board-level flash memory, EEPROM capabilities, and system logic into one MAX II device. You can customize the UFM communication system to comply with different manufacturers' standard interface protocols to access manufacturing product data.



# Chapter 12. Replacing Serial EEPROMs with MAX II User Flash Memory

#### MII51012-1.0

## Introduction

Each MAX<sup>®</sup> II device has a user flash memory (UFM) block to store up to 8 Kbits of user data. You can use the UFM block to replace on-board flash and EEPROM memory devices which are used to store ASSP or processor configuration bits, or electronic ID information for a board during manufacturing. MAX II device logic capacity allows integration of system power-on reset (POR), interface bridging, and I/O expansion designs in addition to these serial flash capabilities.

This chapter provides a comprehensive listing of 2-Kbit, 4-Kbit, and 8-Kbit, non-volatile memory devices that can be replaced by MAX II UFM devices. Table 12–1 shows the capacity for the UFM block for all MAX II devices.

Table 12–1. MAX II UFM Array Size											
Device	Total Bits	Sectors	Address Bits	Data Width							
EPM240 EPM570 EPM1270 EPM2210	8,192	2 (4096 bits per sector)	9	16							

UFM

The MAX II UFM can be programmed, erased, and verified through the Joint Test Action Group (JTAG) port or through connections to/from the logic array in accordance with IEEE Std. 1532-2002. There are 13 interface signals to and from the UFM block and logic array which allow the logic array to read or write to the UFM during device user mode. A reference design or user logic can be used to interface the UFM to many standard interface protocols such as Serial Communication Interface (SCI), Serial Peripheral Interface (SPI), Inter-Integrated Circuit (I<sup>2</sup>C), Microwire, or other proprietary protocols.

## **Standard Interface Protocols**

I<sup>2</sup>C is a patented interface protocol of Philips Semiconductors. You must obtain a license from Philips in order to implement the I<sup>2</sup>C interface. It only uses two signal wires (2-wire) for communication, which are the data (SDA) and clock (SCL).

SCI is an asynchronous serial communication interface, while SPI is a synchronous serial bus. The four signal wires in SPI are Serial Data Input (SI), Serial Data Output (SO), Serial Data Clock (SCK), and Chip Select (nCS) which is active-low.

Microwire is a synchronous interface developed by National Semiconductor which uses three signal wires (3-wire). These three signals are called Serial Data Input (SI), Serial Data Output (SO) and signal clock (SK). One-wire bus is an asynchronous interface by Dallas Semiconductor. It uses a single wire for bidirectional data transfer.

You can easily implement the interface between the MAX II UFM block and the existing industry-standard protocols (e.g., SPI, parallel interface, or writing your own protocol) using Altera's Quartus<sup>®</sup> II altufm megafunction. This megafunction allows a MAX II device to replace almost any same or smaller size, non-volatile memory device. Generally, these non-volatile memory devices are available from vendors such as Fairchild Semiconductor, Microchip Technology, and Atmel Corporation.



For more information on programming and erasing the UFM block, refer to Chapter 10, Using User Flash Memory in MAX II Devices.

# List of Vendors & Devices

Tables 12–2 through 12–10 list the vendors and their devices which can be replaced by the MAX II UFM block. The operating condition range for the UFM block and MAX II devices are within the range of the devices listed.

Table 12-2	2. Asahi Kasei M	licrosyste	ems Co	. Device	e Chara	cteristic	cs -			
		Size			Ir	iterface			4	Operating
Туре	Device	(Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub> (MHz)	Voltage (V) (1)
EEPROM	AK93C75AV	8,192						$\checkmark$		1.8 to 5.5
EEPROM	AK93C75BH	8,192						~		1.8 to 5.5
EEPROM	AK6480AF/M	8,192	$\checkmark$						1	1.8 to 5.5
EEPROM	AK6480BH/L	8,192	>						1	1.8 to 5.5
EEPROM	AK93C65AF/V	4,096						$\checkmark$		1.8 to 5.5
EEPROM	AK93C65BH	4,096						$\checkmark$		1.8 to 5.5
EEPROM	AK93C61AV	4,096						$\checkmark$		0.9 to 3.6
EEPROM	AK6440AF/M	4,096	$\checkmark$						1	1.8 to 5.5
EEPROM	AK6440BH/L	4,096	>						1	1.8 to 5.5
EEPROM	AK6004AF	4,096					$\checkmark$			1.8 to 5.5
EEPROM	AK93C55AF/V	2,048						$\checkmark$		1.8 to 5.5
EEPROM	AK93C55BH	2,048						$\checkmark$		1.8 to 5.5
EEPROM	AK93C51AV	2,048						$\checkmark$		0.9 to 3.6
EEPROM	AK6420AF/M	2,048	$\checkmark$						1	1.8 to 5.5
EEPROM	AK6420BH	2,048	$\checkmark$						1	1.8 to 5.5
EEPROM	AK6003AV	2,048					$\checkmark$			1.8 to 5.5

Note to Table 12–2

Table 12-	Table 12–3. Atmel Corporation Device Characteristics (Part 1 of 2)												
Tuno	Device		f <sub>MAX</sub>	Operating									
Туре	Device	(Bits)	SCI	SCI SPI 2-Wire 3-Wire I <sup>2</sup> C Microwire						Voltage (V) (1)			
EEPROM	AT25020	2048		$\checkmark$					3 MHz	2.7 (2.7 ~ 5.5)			
EEPROM	AT25040	4096		>					3 MHz	2.7 (2.7 ~ 5.5)			
EEPROM	AT25020A	2048		>					20 MHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)			

iable 12-	-3. Atmel Col	rporatio	n Devi	ce Cha	racteristic	s (Part 2	c of 2	)		Π
Tuno	Device	Size			Int	erface				Operating
Туре	Device	(Bits)	SCI	SPI	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	AT25040A	4096		~					20 MHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT25080	8192		~					3 MHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT25080A	8192		~					20 MHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C02	2048			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C04	4096			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C08	8192			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C02A	2048			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C04A	4096			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT24C08A	8192			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT34C02	2048			~				400 kHz	2.7 (2.7 ~ 5.5) 1.8 (1.8 ~ 5.5)
EEPROM	AT93C56	2,048				~			2 MHz	2.7 (2.7 ~5.5) 2.5 (2.5 ~ 5.5) 1.8 (1.8 ~5.5)
EEPROM	AT93C66	4,096				~			2 MHz	2.7 (2.7 ~5.5) 2.5 (2.5 ~ 5.5) 1.8 (1.8 ~5.5)

*Note to Table 12–3:* 

Table 12-4	Table 12–4. Catalyst Semiconductor, Inc. Device Characteristics (Part 1 of 2)											
_	<b>.</b> .	Size			I			Operating				
Туре	Device	(Bits)	SCI	SPI	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	I <sub>MAX</sub>	Voltage (V) (1)		
EEPROM	CAT93C56	2,048						$\checkmark$	1 MHz	1.8 to 6.0		
EEPROM	CAT93C57	2,048						~	1 MHz	1.8 to 6.0		
EEPROM	CAT93C66	4,096						$\checkmark$	1 MHz	1.8 to 6.0		

Table 12-	4. Catalyst Sem	niconduc	ctor, In	nc. De	vice Chai	racteristi	cs (Pa	rt 2 of 2)		
_		Size				Interface				Operating
Туре	Device	(Bits)	SCI	SPI	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	CAT34WC02	2,048					$\checkmark$		400 kHz	1.8 to 6.0
EEPROM	CAT24WC03	2,048					~		400 kHz	1.8 to 6.0
EEPROM	CAT24WC05	4,096					~		400 kHz	1.8 to 6.0
EEPROM	CAT24WC02	2,048					$\checkmark$		400 kHz	1.8 to 6.0
EEPROM	CAT24WC04	4,096					$\checkmark$		400 kHz	1.8 to 6.0
EEPROM	CAT24WC08	8,192					$\checkmark$		400 kHz	1.8 to 6.0
EEPROM	CAT64LC20	2,048		$\checkmark$					1 MHz	2.5 to 6.0
EEPROM	CAT64LC40	4,096		~					1 MHz	2.5 to 6.0
EEPROM	CAT25C02	2,048		~					10 MHz	1.8 to 6.0
EEPROM	CAT25C03	2,048		~					10 MHz	1.8 to 6.0
EEPROM	CAT25C04	4,096		~					10 MHz	1.8 to 6.0
EEPROM	CAT25C05	4,096		~					10 MHz	1.8 to 6.0
EEPROM	CAT25C08	8,192		~					10 MHz	1.8 to 6.0
EEPROM	CAT25C09	8,192		~					10 MHz	1.8 to 6.0
EEPROM	CAT25020	2,048		~					10 MHz	1.8 to 6.0
EEPROM	CAT25040	4,096		$\checkmark$					10 MHz	1.8 to 6.0

Note to Table 12–4:

 The MAX II device supports two different V<sub>CCINT</sub> of operating voltage ranges, which are 2.375 to 2.625 V, and 3.0 to 3.6 V; the MAX II device with a "G" ordering code suffix supports the 1.71 to 1.89 V operating voltage range.

Table 12-	Table 12–5. Dallas Semiconductor - Maxim Integrated Products, Inc. Device Characteristics											
T	Device	Size			Ir	nterface		Operating				
туре	Type Device (Bit		SCI	1-Wire	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub> (MHz)	Voltage (V) (1)		
EEPROM	DS2433	4,096		$\checkmark$						2.8 to 6.0		

Note to Table 12–5:

Table 12-	Table 12–6. Fairchild Semiconductor Device Characteristics											
-		Size			In			Operating				
Туре	Device	(Bits)	SCI	SPI	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)		
EEPROM	FM34W02UL	2,048					$\checkmark$		400 kHz	2.7 to 5.5		
EEPROM	FM93C56L	2,048						~	1 MHz	2.7 to 5.5		
EEPROM	FM93C66L	4,096						~	1 MHz	2.7 to 5.5		
EEPROM	FM93CS56L	2,048						~	1 MHz	2.7 to 5.5		
EEPROM	FM93CS66L	4,096						~	1 MHz	2.7 to 5.5		
EEPROM	FM24C08UL	8,192			~				400 kHz	2.7 to 5.5		
EEPROM	FM24C09UL	8,192			~				400 kHz	2.7 to 5.5		
EEPROM	NM24C02L	2,048			$\checkmark$				400 kHz	2.7 to 5.5		
EEPROM	NM25C020L	2,048		$\checkmark$					2.1 MHz	2.7 to 5.5		
EEPROM	NM25C040L	4,096		>					2.1 MHz	2.7 to 5.5		

Note to Table 12–6:

 The MAX II device supports two different V<sub>CCINT</sub> of operating voltage ranges, which are 2.375 to 2.625 V, and 3.0 to 3.6 V; the MAX II device with a "G" ordering code suffix supports the 1.71 to 1.89 V operating voltage range.

	Tura Davias	0:			Ir	Clock Rate	Operating			
Туре	Device	Size (Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	(MHz) (V <sub>CC</sub> = 5.0 V)	Voltage (V) (1)
EEPROM	HT24LC02	2,048			$\checkmark$				0.4	2.2 to 5.5
EEPROM	HT24LC04	4,096			$\checkmark$				0.4	2.4 to 5.5
EEPROM	HT24LC08	8,192			~				0.4	2.4 to 5.5
EEPROM	HT93LC56	2,048				~			1	Read: 2.0 ~ 5.5 Write: 2.4 ~ 5.5
EEPROM	HT93LC66	4,096				~			1	Read: 2.0 ~ 5.5 Write: 2.4 ~ 5.5

Note to Table 12–7:

Table 12–8. Microchip Technology Inc. Device Characteristics												
		Size			Interfa	ace				Operating		
Туре	Device	(Bits)	SCI	SPI	2-Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)		
EEPROM	24LCS62	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LCS52	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LC22A	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LC02B	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LC025	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LC024	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24C02SC	2,048					$\checkmark$		400 kHz	2.5 to 5.5		
EEPROM	24LCS22A	2,048					$\checkmark$		400 kHz	1.8 to 5.5		
EEPROM	24AA52	2,048					$\checkmark$		100 kHz	1.8 to 5.5		
EEPROM	24AA02	2,048					$\checkmark$		100 kHz	1.8 to 5.5		
EEPROM	24AA04	4,096					$\checkmark$		400 kHz (2)	1.8 to 5.5		
EEPROM	24AA08	8,192					$\checkmark$		400 kHz <i>(2)</i>	1.8 to 5.5		
EEPROM	24LC04B	4,096					$\checkmark$		400 kHz	1.8 to 5.5		
EEPROM	24LC08B	8,192					$\checkmark$		400 kHz	1.8 to 5.5		
EEPROM	24LC09 (3)	8,192			Advanced Communication Riser (4)				400 kHz	2.5 to 5.5		
EEPROM	93LC66A	4,096						$\checkmark$	2 MHz	2.5 to 6.0		
EEPROM	93AA66	4,096						$\checkmark$	2 MHz	1.8 to 5.5		
EEPROM	93LC66B	4,096						$\checkmark$	2 MHz	2.5 to 6.0		
EEPROM	93LC56A	2,048						$\checkmark$	2 MHz	2.5 to 6.0		
EEPROM	93AA56	2,048						$\checkmark$	2 MHz	1.8 to 5.5		
EEPROM	93LC56B	2,048						$\checkmark$	2 MHz	2.5 to 6.0		
EEPROM	25LC080	8,192		$\checkmark$					2 MHz	2.5 to 5.5		
EEPROM	25LC040	4,096		$\checkmark$					2 MHz	2.5 to 5.5		
EEPROM	25AA080	8,192		$\checkmark$					1 MHz	1.8 to 5.5		
EEPROM	25AA040	4,096		$\checkmark$					1 MHz	1.8 to 5.5		

Notes to Table 12–8

(2) 100 kHz for  $V_{CC}$  < 2.5 V.

- (3) This device is designed to meet the proprietary protocol.
- (4) Proprietary protocol by Microchip Technology Inc.

The MAX II device supports two different V<sub>CCINT</sub> of operating voltage ranges, which are 2.375 to 2.625 V, and 3.0 to 3.6 V; the MAX II device with a "G" ordering code suffix supports the 1.71 to 1.89 V operating voltage range.

Table 12-	Table 12–9. Philips Semiconductors Device Characteristics											
Turne	Device	Size			Inte		4	Operating				
Туре	Device	(bits)	SCI	SPI	2-Wire	3-Wire	I <sup>2</sup> C	Microwire	t <sub>MAX</sub>	Voltage (V) (1)		
EEPROM	PCF8582C-2	2,048					$\checkmark$		100 kHz	2.5 to 6.0		
EEPROM	PCF8594C-2	4,096					<		100 kHz	2.5 to 6.0		
EEPROM	PCF8598C-2	8,192					<		100 kHz	2.5 to 6.0		
EEPROM	PCF85102C-2	2,048					$\checkmark$		100 kHz	2.5 to 6.0		
EEPROM	PCF85103C-2	2,048					$\checkmark$		100 kHz	2.5 to 6.0		

#### *Notes for Table 12–9:*

Table 12-	Table 12–10. Rohm Co., Ltd. Device Characteristics (Part 1 of 2)										
		Size			l	nterfac	e			Operating	
Туре	Device	(Bits)	SCI	SPI	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)	
EEPROM	BR24L02-W	2,048					$\checkmark$		400 kHz	1.8 to 5.5	
EEPROM	BR24L04-W	4,096					~		400 kHz	1.8 to 5.5	
EEPROM	BR24L08-W	8,192					~		400 kHz	1.8 to 5.5	
EEPROM	BR24L02F-W	2,048					~		400 kHz	1.8 to 5.5	
EEPROM	BR24L04F-W	4,096					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L08F-W	8,192					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L02FJ-W	2,048					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L04FJ-W	4,096					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L08FJ-W	8,192					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L02FV-W	2,048					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L04FV-W	4,096					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L08FV-W	8,192					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L02FVM-W	2,048					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L04FVM-W	4,096					>		400 kHz	1.8 to 5.5	
EEPROM	BR24L08FVM-W	8,192					$\checkmark$		400 kHz	1.8 to 5.5	
EEPROM	BR93L56-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5	
EEPROM	BR93L66-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5	
EEPROM	BR93L56F-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5	

Table 12-	Table 12–10. Rohm Co., Ltd. Device Characteristics (Part 2 of 2)									
		Size			l	nterfac			Operating	
Туре	Device	(Bits)	SCI	SPI	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	BR93L66F-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L56RF-W	2,048				~			2 MHz	1.8 to 5.5
EEPROM	BR93L66RF-W	4,096				~			2 MHz	1.8 to 5.5
EEPROM	BR93L56FJ-W	2,048				~			2 MHz	1.8 to 5.5
EEPROM	BR93L66FJ-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L56RFJ-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L66RFJ-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L56FV-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L66FV-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L56RFV-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L66RFV-W	4,096				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L56RFVM-W	2,048				$\checkmark$			2 MHz	1.8 to 5.5
EEPROM	BR93L66RFVM-W	4,096				~			2 MHz	1.8 to 5.5
EEPROM	BR9020-W	2,048				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9040-W	4,096				~			2 MHz	2.7 to 5.5
EEPROM	BR9080AF-W	8,192				~			2 MHz	2.7 to 5.5
EEPROM	BR9020F-W	2,048				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9040F-W	4,096				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9080ARFV-W	8,192				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9020FV-W	2,048				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9040FV-W	4,096				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9080ARFVM-W	8,192				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9020RFV-W	2,048				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9040RFV-W	4,096				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9020RFVM-W	2,048				$\checkmark$			2 MHz	2.7 to 5.5
EEPROM	BR9040RFVM-W	4,096				$\checkmark$			2 MHz	2.7 to 5.5

#### Notes to Table 12–10:

		0:			In			Operating		
Туре	Device	Size (Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	S-93C66B	4,096				~			2.0 MHz	Read: 1.8 ~ 5.5 Write: 2.7 ~ 5.5
EEPROM	S-93C56B	2,048				~			2.0 MHz	Read: 2.0 ~ 5.5 Write: 2.4 ~5.5
EEPROM	S-93C76A	8,192				~			2.0 MHz	Read: 1.8 ~ 5.5 Write: 2.7 ~ 5.5
EEPROM	S-93C66A	4,096				$\checkmark$			2.0 MHz	1.8 to 5.5
EEPROM	S-93C56A	2,048				$\checkmark$			2.0 MHz	1.8 to 5.5
EEPROM	S-29430A	8,192				~			2.0 MHz	Read: 1.8 ~ 5.5 Write: 2.5 ~ 5.5
EEPROM	S-29453A	8,192				~			2.0 MHz	Read: 1.8 ~ 5.5 Write: 2.5 ~ 5.5
EEPROM	S-29330A	4,096				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29230A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29220A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29331A	4,096				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5

	Interface									
Туре	Device	Size (Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Operating Voltage (V) (1)
EEPROM	S-29231A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29221A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29390A	4,096				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29290A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29391A	4,096				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29291A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29394A	4,096				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29294A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.5 ~ 6.5
EEPROM	S-29355A	4,096				~			2.0 MHz	Read: 1.8 V ~ 6.5 V Write: 2.7 V ~ 6.5 V
EEPROM	S-29255A	2,048				~			2.0 MHz	Read: 1.8 ~ 6.5 Write: 2.7 ~ 6.5
EEPROM	S-29L330A	4,096				$\checkmark$			2.0 MHz	1.8 to 5.5

		0:			In	terface	Interface									
Туре	Device	Size (Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)						
EEPROM	S-29L220A	2,048				$\checkmark$			2.0 MHz	1.8 to 5.5						
EEPROM	S-29L331A	4,096				$\checkmark$			2.0 MHz	1.8 to 5.5						
EEPROM	S-29L221A	2,048				$\checkmark$			2.0 MHz	1.8 to 5.5						
EEPROM	S-29L394A	4,096				$\checkmark$			2.0 MHz	1.8 to 5.5						
EEPROM	S-29L294A	2,048				$\checkmark$			2.0 MHz	1.8 to 5.5						
EEPROM	S-29U330A	4,096				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29U220A	2,048				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29U331A	4,096				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29U221A	2,048				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29U394A	4,096				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29U294A	2,048				~			500 kHz	Read: 0.9 ~ 3.6 Write: 1.8 ~3.6						
EEPROM	S-29Z330A	4,096				$\checkmark$			500 kHz	0.9 to 3.6						
EEPROM	S-29ZX30A	8,192				$\checkmark$			500 kHz	0.9 to 3.6						
EEPROM	S-24CS08A	8,192			~				400 kHz	Read: 1.8 to 5.5 Write: 2.7 to 5.5						
EEPROM	S-24CS04A	4,096			~				400 kHz	Read: 1.8 ~ 5.5 Write: 2.7 ~ 5.5						

Table 12-	Table 12–11. Seiko Instruments Inc. Device Characteristics (Part 4 of 4)									
		0:			In		Operating			
Туре	Device	Size (Bits)	SCI	1- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	S-24CS02A	2,048			~				400 kHz	Read: 1.8 ~ 5.5 Write: 2.7 ~ 5.5
EEPROM	S-24C08A	8,192			~				400 kHz	Read: 1.8 ~ 5.5 Write: 2.7 ~ 5.5
EEPROM	S-24C04A	4,096			~				100 kHz	Read: 1.8 ~ 5.5 Write: 2.5 ~ 5.5
EEPROM	S-24C02A	2,048			~				100 kHz	Read: 1.8 ~ 5.5 Write: 2.5 ~ 5.5
EEPROM	S-24C04B	4,096			$\checkmark$				400 KHz	2.0 to 5.5
EEPROM	S-24C02B	2,048			~				400 KHz	2.0 to 5.5

#### Notes to Table 12–11:

Table 12-	Table 12–12. STMicroelectronics Device Characteristics (Part 1 of 2)									
		Cino			li	nterface				Operating
Туре	Device	Size (Bits)	SCI	SPI	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	M24C04-W	4,096					$\checkmark$		400 kHz	2.5 to 5.5
EEPROM	M24C02-W	2,048					$\checkmark$		400 kHz	2.5 to 5.5
EEPROM	M24C08-W	8,192					$\checkmark$		400 kHz	2.5 to 5.5
EEPROM	M24C04-L	4,096					$\checkmark$		400 kHz	2.2 to 5.5
EEPROM	M24C02-L	2,048					$\checkmark$		400 kHz	2.2 to 5.5
EEPROM	M24C08-L	8,192					$\checkmark$		400 kHz	2.2 to 5.5
EEPROM	M24C04-R	4,096					$\checkmark$		400 kHz	1.8 to 5.5
EEPROM	M24C02-R	2,048					$\checkmark$		400 kHz	1.8 to 5.5
EEPROM	M24C08-R	8,192					$\checkmark$		400 kHz	1.8 to 5.5

Table 12-	Table 12–12. STMicroelectronics Device Characteristics (Part 2 of 2)									
		Size			li	nterface			Operating	
Туре	Device	(Bits)	SCI	SPI	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	ST24W04	4,096					$\checkmark$		100 kHz	3.0 to 5.5
EEPROM	ST25W04	4,096					$\checkmark$		100 kHz	2.5 to 5.5
EEPROM	ST24C04	4,096					$\checkmark$		100 kHz	3.0 to 5.5
EEPROM	ST25C04	4,096					$\checkmark$		100 kHz	2.5 to 5.5
EEPROM	M93C76-W	8192						$\checkmark$	2 MHz	2.5 to 5.5
EEPROM	M93C66-W	4,096						$\checkmark$	2 MHz	2.5 to 5.5
EEPROM	M93C56-W	2,048						$\checkmark$	2 MHz	2.5 to 5.5
EEPROM	M93C76-R	8,192						$\checkmark$	2 MHz	1.8 to 5.5
EEPROM	M93C66-R	4,096						$\checkmark$	2 MHz	1.8 to 5.5
EEPROM	M93C56-R	2,048						$\checkmark$	2 MHz	1.8 to 5.5
EEPROM	M93S66-W	4,096						$\checkmark$	2 MHz	2.5 to 5.5
EEPROM	M93S56-W	2,048						$\checkmark$	2 MHz	2.5 to 5.5
EEPROM	M93S66-R	4,096						$\checkmark$	2 MHz	1.8 to 5.5
EEPROM	M93S56-R	2,048						$\checkmark$	2 MHz	1.8 to 5.5
EEPROM	M95080-W	8,192		~					10 MHz	2.5 to 5.5
EEPROM	M95040-W	4,096		~					5 MHz	2.5 to 5.5
EEPROM	M95020-W	2,048		$\checkmark$					5 MHz	2.5 to 5.5
EEPROM	M95080-R	8,192		$\checkmark$					10 MHz	1.8 to 5.5
EEPROM	M95040-S	4,096		$\checkmark$					5 MHz	1.8 to 3.6
EEPROM	M95020-S	2,048		$\checkmark$					5 MHz	1.8 to 3,6

#### Note to Table 12–12:

Table 12-	Table 12–13. Toshiba Corporation Device Characteristics									
		Size			In	terface				Operating
Туре	Device	(Bits)	SCI	4- Wire	2- Wire	3- Wire	I <sup>2</sup> C	Microwire	f <sub>MAX</sub>	Voltage (V) (1)
EEPROM	TC9WMA2FK	2,048		~		~			1 MHz	Read: 1.8 ~ 5.5 Write: 2.3 ~ 5.5
EEPROM	TC9WMB2FK	2,048					~		400 kHz	Read: 1.8 ~ 5.5 Write: 2.3 ~ 5.5

#### Note to Table 12–13:

 The MAX II device supports two different V<sub>CCINT</sub> of operating voltage ranges, which are 2.375 to 2.625 V, and 3.0 to 3.6 V; the MAX II device with a "G" ordering code suffix supports the 1.71 to 1.89 V operating voltage range.

# Conclusion

MAX II devices can be used to incorporate logic and memory devices on a design board, eliminating chip-to-chip delays, minimizing board space, and reducing total system cost. Since you can program the UFM block to suit your needs, MAX II devices offer more interface flexibility than an off-the-shelf EEPROM device.



# Section IV. In-System Programmability

This section provides information and guidelines for in-system programmability (ISP) and Joint Test Action Group (JTAG) boundary scan testing (BST).

This section includes the following chapters:

- Chapter 13. In-System Programmability Guidelines for MAX II Devices
- Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices
- Chapter 15. Using Jam STAPL for ISP via an Embedded Processor
- Chapter 16. Using the Agilent 3070 Tester for In-System Programming

**Revision History** The table below shows the revision history for Chapters 13 through 16.

Chapter(s)	Date / Version	Changes Made
13	March 2004, v1.0	Initial Release.
14	March 2004, v1.0	Initial Release.
15	March 2004, v1.0	Initial Release.
16	March 2004, v1.0	Initial Release.



# Chapter 13. In-System Programmability Guidelines for MAX II Devices

#### MII51013-1.0

# Introduction

As time-to-market pressure increases, design engineers require advanced system-level products to ensure problem-free development and manufacturing. Programmable logic devices (PLDs) with in-system programmability (ISP) can help accelerate development time, facilitate in-field upgrades, simplify the manufacturing flow, lower inventory costs, and improve printed circuit board (PCB) testing capabilities. Altera® ISP-capable MAX® II devices can be programmed and reprogrammed in-system via the IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface. This interface allows MAX II devices to be programmed and the PCB to be functionally tested in a single manufacturing step, saving testing time and assembly costs. This chapter describes guidelines you should follow to design successfully with ISP, including:

- General ISP Guidelines
- IEEE Std. 1149.1 Signals
- Sequential vs. Concurrent Programming
- ISP Troubleshooting Guidelines
- ISP via Embedded Processors
- ISP via In-Circuit Testers

# General ISP Guidelines

This section provides guidelines that helps you design successfully for ISP-capable MAX II devices. These guidelines should be used regardless of your specific design implementation.

## **Operating Conditions**

Each MAX II device has several parametric ratings, or operating conditions, that are required for proper operation. Although MAX II devices can exceed these conditions when in user mode and still operate correctly, these conditions should not be exceeded during in-system programming. Violating any of the operating conditions during insystem programming can result in programming failures or incorrectly programmed devices.  $V_{\rm CCIO}$  of all I/O banks and  $V_{\rm CCINT}$  of the device must be fully powered up for ISP to function.

#### ISP Voltage

The V<sub>CCINT</sub> and V<sub>CCIO</sub> level specified in the device operating conditions table must be maintained on the VCCINT and VCCIO pins during insystem programming to ensure that the device's flash cells are programmed correctly. The V<sub>CCINT</sub> and V<sub>CCIO</sub> specification applies for both commercial- and industrial-temperature-grade devices.

Because power consumption during in-system programming may exceed the power consumption during user mode, you may need to adjust your in-system programming setup to maintain correct voltage levels during both modes. Altera recommends that you test the V<sub>CCINT</sub> levels on the device's VCCINT pins using an oscilloscope. First, test the V<sub>CCINT</sub> level with the oscilloscope's trigger level set to the minimum V<sub>CC</sub> level listed in the recommended operating conditions table. Measure the voltage between VCCINT and ground, probed at the pins of the device. Then, repeat this test with the oscilloscope's trigger level set to the maximum V<sub>CC</sub> level listed in the recommended operating conditions table. If the oscilloscope is triggered at either voltage level, you should adjust your programming setup.

## Input Voltages

The *MAX II Device Family Data Sheet* lists the MAX II device input voltage specification in the absolute maximum ratings and the recommended operating conditions tables. The input voltages in the absolute maximum rating table refers to the maximum voltage which the device can tolerate before risking permanent damage.

The recommended operating conditions table specify the voltage range for safe device operation. Make sure all pins that transition during insystem programming do not have a ground or  $V_{CC}$  overshoot. Overshoot problems typically occur on free-running clocks or data buses that can toggle during in-system programming. All pins that have an overshoot greater than 1.0 V must have series termination.



For more information on the recommended operating conditions and the absolute maximum ratings for MAX II devices and termination, see Chapter 5, DC & Switching Characteristics and *AN 75: High-Speed Board Designs*, respectively.

## Interrupting In-System Programming

Altera does not recommend interrupting the programming process because partially programmed devices operate unpredictably. Partially programmed devices also cause signal conflicts, which can lead to permanent device damage and can affect the proper operation of other devices on the board.

## **MultiVolt Devices & Power-Up Sequences**

For the JTAG circuitry to operate correctly during in-system programming or boundary-scan testing, all devices in a JTAG chain must be in the same state. Therefore, in systems with multiple power supply voltages, the JTAG pins must be held in the test-logic-reset state until all devices in the chain are completely powered up. This procedure is particularly important because systems with multiple power supplies cannot power all voltage levels simultaneously.

MAX II devices have the MultiVolt<sup>TM</sup> feature and can use more than one power supply voltage:  $V_{CCINT}$  and  $V_{CCIO}$  for each I/O bank.  $V_{CCINT}$  provides power to the JTAG circuitry;  $V_{CCIO}$  provides power to input pins and output drivers for output pins, including TDO. Therefore, when using two power supply voltages, the JTAG circuitry must be held in the test-logic-reset state until both power supplies are turned on. If the JTAG pins are not held in the test-logic-reset state, in-system programming errors can occur.

## V<sub>CCIO</sub> Powered before V<sub>CCINT</sub>

If  $V_{\rm CCIO}$  is powered up before  $V_{\rm CCINT}$ , the JTAG circuitry is not active but TDO is tri-stated. Even though the JTAG circuitry is not active, if the next device in the JTAG chain is powered up with the same trace as  $V_{\rm CCIO}$ , its JTAG circuitry must stay in the test-logic-reset state. Because all TMS and TCK signals are common, they must be disabled for all devices in the chain. Therefore, the JTAG pins must be disabled by pulling TCK low and TMS high.

## I/O Pins Tri-Stated during In-System Programming

All device I/O pins are tri-stated during in-system programming. In addition, every MAX II device provides a programmable weak pull-up resistor during ISP or user mode. The purpose of this weak pull-up resistor is to eliminate the need for external pull-up resistors on unused I/O pins. The pull-up resistance ranges from 5k to 15 k $\Omega$ 

Sufficient pull-up or pull-down resistors must be added on signals that require a particular value during in-system programming (e.g., output enable or chip enable signals). If a pull-up or pull-down resistor is not added, the device could have high current during in-system programming (caused by conflicts on the board), in-system programming failures with either unrecognized device or verify errors, or a power-up after in-system programming fails.


## Pull-Up & Pull-Down of JTAG Pins During In-System Programming

A MAX II device operating in in-system programming mode requires four pins: TDI, TDO, TMS, and TCK. The detailed description and function of each pin can be found in Chapter 14, IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices.

Three of the four JTAG pins have internal weak pull-up or pull-down resistors, ranging from 5k to 15 k $\Omega$  The TDI and TMS pins have internal weak pull-up resistors while the TCK pin has an internal weak pull-down resistor. However, for device programming in a JTAG chain, there might be devices that do not have internal pull-up or pull-down resistors. Altera recommends to externally pull TMS high and TCK low through 10-k $\Omega$  resistors.

Figure 13–1 shows the external pull-up and pull-down for TMS and TCK of the JTAG chain. The TDO pin does not have internal pull-up or pull-down resistors, and does not require external pull-up or pull-down resistors.

Figure 13–1. External Pull-Up & Pull-Down Resistors for TMS & TCK of a JTAG Chain



The TMS pin is pulled high so that the TAP controller will remain in the TEST\_LOGIC/RESET state even if there is input from TCK. To prevent TCK from pulsing high, the TCK pin is pulled low during power-up. Pulling TCK high is not recommended because an increase in the power supply to the pull-up resistor causes the TCK to pulse high; thus, it is possible for the TAP controller to reach an unintended state.

# IEEE Std. 1149.1 Signals

This section provides guidelines for programming with the IEEE Std. 1149.1 (JTAG) interface.

## **TCK Signal**

Most in-system programming failures are caused by a noisy TCK signal. Noisy transitions on rising or falling edges can cause incorrect clocking of the IEEE Std. 1149.1 Test Access Port (TAP) controller. Incorrect clocking can cause the state machine to transition to an unknown state, leading to in-system programming failures.

Further, because the TCK signal must drive all IEEE Std. 1149.1 devices in the chain in parallel, the signal may have a high fan-out. Like any other high fan-out user-mode clock, you must manage a clock tree to maintain signal integrity. Typical errors that result from clock integrity problems are invalid ID messages, blank-check errors, or verification errors.

Altera recommends pulling the TCK signal low through the internal weak pull-down resistor or an external 10-k $\Omega$  resistor.

Fast TCK edges combined with board inductance can cause overshoot problems. When this combination occurs, you must either reduce inductance on the trace or reduce the switching rate by selecting a transistor-to-transistor logic (TTL) driver chip with a slower slew rate. Altera does not recommend using resistor and capacitor (RC) networks to slow down edge rates, because they can violate the device's input specifications. In most cases, using a driver chip prevents the edge rate from being too slow. Altera recommends using driver chips that do not glitch upon power-up.

## Programming via a Download Cable

You can program MAX II devices using a MasterBlaster<sup>™</sup>, ByteBlasterMV<sup>™</sup>, ByteBlaster<sup>™</sup>II, or USB Blaster download cable. Using a PC or UNIX workstation with the Quartus<sup>®</sup> II software programmer, Programmer Object File (**.pof**), Jam<sup>™</sup> Files (**.jam**), or Jam Byte-Code Files (**.jbc**) can be downloaded to the MAX II devices via the download cable. If you are using the download cables and your JTAG chain contains three or more devices, Altera recommends adding a buffer to the chain. You should select a buffer with slow transitions to minimize noise, but be sure that the transition rates can still meet TCK performance requirements of your chain (up to 25 MHz).

If you must extend the download cable, you can attach a standard PC parallel or USB port cable to the download cable. Do not extend the 10-pin header portion of the download cable; extending this portion of the cable can cause noise and in-system programming problems.

Different download cables will have different programming times. For more information regarding the MasterBlaster, ByteBlasterMV, ByteBlaster II, or USB Blaster download cable, see the *MasterBlaster Serial/USB Communications Cable Data Sheet, ByteBlasterMV Parallel Port Download Cable Data Sheet, ByteBlaster II Parallel Port Download Cable Data Sheet,* or USB Blaster USB Port Download Cable Data Sheet.

## Disabling IEEE Std. 1149.1 Circuitry

By default, the JTAG circuitry in MAX II devices is always enabled because they have dedicated JTAG pins and circuitry. The JTAG circuitry must be enabled during ISP and boundary-scan testing, but disabled at all other times. If your design does not use ISP or boundary-scan test (BST) circuitry, Altera recommends disabling the IEEE Std. 1149.1 circuitry.

To disable the JTAG circuitry, Altera recommends pulling TMS high and TCK low. Pulling TCK low ensures that a rising edge does not occur on TCK during the power-up sequence. You can pull TCK high, but you must first pull TMS high. Pulling TMS high first ensures that the rising edge or edges on TCK do not cause the JTAG state machine to leave the test-logic-reset state.

•••

For more information on disabling the IEEE 1149.1 circuitry, refer to the Disabling IEEE Std. 1149.1 BST Circuitry section of Chapter 14: IEEE 1149.1 (JTAG) Boundary-Scan Testing.

## Working with Different Voltage Levels

When devices in a JTAG chain operate at different voltage levels, a device's output voltage specification must meet the subsequent device's input voltage specification. If the devices do not meet this criteria, you must add additional circuitry, such as a level-shifter, to adjust the voltage levels. For example, when a 5.0-V device drives a 2.5-V device, you must adjust the 5.0-V device's output voltage to meet the 2.5-V device's input voltage specification.

Because all devices in a JTAG chain are tied together, you must also ensure that the first device's TDO output meets the subsequent device's TDI input voltage specification to program a chain of devices successfully.

All MAX II devices include a MultiVolt I/O feature, which allows these devices to interface with systems that have different supply voltages. All MAX II devices can be set for 3.3-V, 2.5-V, 1.8-V, or 1.5-V I/O operation. The JTAG pins of MAX II devices support all these voltage levels and are controlled by  $V_{\rm CCIO}$  of Bank 1.

# Sequential vs. Concurrent Programming

This section describes how to program multiple devices using sequential and concurrent programming. The JTAG chain setup for sequential and concurrent programming is similar, only the programming algorithms are different.

## **Sequential Programming**

Sequential programming is the process of programming multiple devices in a chain one device at a time. After the first device in the chain is finished being programmed, the next device is programmed. This sequence continues until all specified devices in the JTAG chain are programmed. After a device is programmed, it will be in bypass mode to allow data to be passed to the subsequent devices in the chain. All the devices in the chain does not go into user mode until all the devices are programmed.

## **Concurrent Programming**

Concurrent programming is used to program devices from the same family (e.g., the MAX II family) in parallel. The programming time is slightly longer than the time needed to program the largest device in the chain, resulting in considerably faster programming times than sequential programming (where programming time is equal to the sum of individual programming times for all devices). Higher clock rates for shifting data result in even greater time savings. Concurrent programming of devices can be done using Serial Vector Format files (**.svf**), Jam files, or JBC files created from the Quartus II software. See Figure 13–2.

- 1. Choose **Programmer** (Tools menu)
- 2. Click **Add File** and select programming files for the respective devices.
- 3. Choose Create/Update > Create JAM, SVF, or ISC File (File menu).
- 4. Specify a file in the File format list.
- 5. Click OK.

Figure 13–2. Create Jam, JBC, or SVF Files

File name:       D:/Data/Example.svf         File format:       Serial Vector Format (.svf)         Operation       Programming options         O Program       Blank-check         O Verify       Verify	File format:     Serial Vector Format (.svf)       Operation     Programming options       © Program     Blank-check       © Verify     Verify	File format:       Serial Vector Format (.svf)         Operation       Programming options         Image: Program       Image: Blank-check         Image: Verify       Verify         Clock frequency       Image: Clock frequency
Operation       Programming options            • Program          ■ Blank-check             • Verify           ✓ erify             Clock frequency	Operation       Programming options            • Program          ■ Blank-check             • Verify           ✓ erify             Clock frequency	Operation       Programming options         © Program       Blank-check         © Verify       Verify         Clock frequency       TCK frequency:         TCK frequency:       10.0 MHz
Program     Verify      Clock frequency	Program     Verify      Clock frequency	Program     Program     Verify      Verify      Clock frequency      TCK frequency:     10.0 MHz
LL & frequencu: LILLUMHZ		

# ISP Troubleshooting Guidelines

This section provides a few tips for troubleshooting ISP-related problems.

## Invalid ID & Unrecognized Device Messages

The first step during in-system programming is to check the device's silicon ID. If the silicon ID does not match, an Invalid ID or Unrecognize Device error is generated. Typical causes for this error are shown below:

- Download cable connected incorrectly
- TDO is not connected
- Incomplete JTAG chain
- Noisy TCK signal
- Jam Player ported incorrectly

## Download Cable Connected Incorrectly

You receive an error if the download cable is connected incorrectly to the parallel or USB port or if it is not receiving power from your board.

For more information on installing the MasterBlaster, ByteBlasterMV, ByteBlaster, or USB Blaster download cable, see the *MasterBlaster Serial/USB Communication Cable Data Sheet*, ByteBlasterMV Parallel Port Download Cable Data Sheet, ByteBlaster II Parallel Port Download Cable Data Sheet, or USB Blaster USB Port Download Cable Data Sheet.

## TDO Is Not Connected

You receive an error if the TDO port of one device in the chain is not connected. During in-system programming, data must be shifted in and out of each device in the JTAG chain through the JTAG pins. Therefore, each device's TDO port must be connected to the subsequent device's TDI port, and the last device's TDO port must be connected to the download cable's TDO port.

## Incomplete JTAG Chain

You will receive an error if the JTAG chain is not complete. To check if an incomplete JTAG chain is causing the error, use an oscilloscope to monitor vectors coming out of each device in the chain. If each device's TDO port does not toggle during in-system programming, your JTAG chain is not complete.

#### Noisy TCK Signal

Noise on the TCK signal is the most common reason for in-system programming errors. Noisy transitions on rising or falling edges can cause incorrect clocking of the IEEE Std. 1149.1 TAP controller, causing the state machine to be lost and in-system programming to fail. For more information on dealing with noisy TCK signals, refer to "TCK Signal" on page 13–5

## Jam Player Ported Incorrectly

You will receive an error if the Jam Player was not ported correctly for your platform. To check if the Jam Player is causing the error, apply the IDCODE instruction to the target device using a Jam file. You can use a Jam file to load an IDCODE instruction and then shift out the IDCODE value. This test determines if the JTAG chain is set up correctly and if you can read and write to the JTAG chain properly.

You can download the **idcode.zip** file from the Altera web site to obtain the **idcode.jam** file.

## **Troubleshooting Tips**

This section discusses some additional suggestions for troubleshooting ISP issues.

## Verify the JTAG Chain Continuity

For in-system programming to occur successfully, the number of devices physically in the JTAG chain must match the number reported in the Quartus II software. The following steps show one simple way to verify that the JTAG chain is connected properly.

- 1. Open the Programmer in the Quartus II software.
- 2. Click **Auto Detect** in the Programmer. The Quartus II software reports the number of devices found on the JTAG chain. If this fails, check the JTAG chain to make sure it is not broken.

## Check the V<sub>CC</sub> Level of the Board During In-System Programming

Using an oscilloscope, monitor the  $V_{CCINT}$  signal on your JTAG chain and set the trigger to the minimum  $V_{CC}$  level listed in the recommended operating conditions table of the appropriate device family data sheet. If a trigger occurs during in-system programming, the devices may need more current than is being supplied by the existing power supply. Try replacing the existing power supply with one that provides more current.

#### Power-Up Problems

Excessive voltage or current on I/O pins during power-up can cause one of the devices in the JTAG chain to experience latch-up. Check if any of the devices are hot to the touch; hot devices have probably experienced latch-up and may have been damaged. In this situation, check all voltage sources to make sure that excessive voltage or current is not being fed into the device. Then, replace the affected device and try programming again.

## Random Signals on JTAG Pins

During normal operation, each device's TAP controller must be in the test-logic-reset state. To force the device back into this state, try pulling the TMS signal high and pulsing the TCK clock signal six times. If the device then powers-up successfully, you must add a higher pull-down resistor on the TCK signal.

## Software Issues

Failures during in-system programming may occasionally be related to the Quartus II software. Software-related issues are documented in the Find Answers section under the Support Center in the Altera web site at **www.altera.com**. Search the database for information relating to software issues that interfere with in-system programming.

This section provides guidelines for programming ISP-capable devices using the Jam Standard Test and Programming Language (STAPL) and an embedded processor.

## **Processor & Memory Requirements**

The Jam Byte-Code Player supports 8-bit and higher processors; the ASCII Jam Player supports 16-bit and higher processors. The Jam Player uses memory in a predictable manner, which simplifies in-field upgrades by confining updates to the Jam File. The Jam Player memory uses both ROM and dynamic memory (RAM). ROM is used to store the Jam Player binary and the Jam File; dynamic memory is used when the Jam Player is called.



For information on how to estimate the maximum amount of RAM and ROM required by the Jam Player, see Chapter 15, Using Jam STAPL for ISP via an Embedded Processor.

# ISP via Embedded Processors

## Porting the Jam Player

The Altera Jam Player (both Byte-Code and ASCII versions) works with a PC parallel port. To port the Jam Player to your processor, you only need to modify the **jamstub.c** or **jbistub.c** file (for the ASCII Jam Player or Jam Byte-Code Player, respectively). All other files should remain the same. If the Jam Player is ported incorrectly, an Unrecognized Device error is generated. The most common causes for this error are listed below:

- After porting the Jam Player, the TDO value may be read in reversed polarity. This problem may occur because the default I/O code in the Jam Player assumes the use of the PC parallel port.
- Although the TMS and TDI signals are clocked in on the rising edge of TCK, outputs do not change until the falling edge of TCK. This situation causes a half TCK clock cycle lag in reading out the values. If the TDO transition is expected on the rising edge, the data appears to be offset by one clock.
- Altera recommends using registers to synchronize the output transitions. In addition, some processor data ports use a register to synchronize the output signals. For example, reading and writing to the PC's parallel port is accomplished by reading and writing to registers. The use of these registers must be taken into consideration when reading and writing to the JTAG chain. Incorrect accounting of these registers can cause the values to either lead or lag the expected value.

# ISP via In-CircuitMAX II devices can also be in-system programmed via in-circuit testers.<br/>For more information on using Agilent's 3070 in-circuit tester to in-<br/>system program MAX II devices, refer to Chapter 15, Using Jam STAPL<br/>for ISP via an Embedded Processor.

# **Conclusion** The information provided in this document is based on development experiences and customer issues resolved by Altera. For more information on resolving in-system programming problems, contact Altera Applications.



# Chapter 14. IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices


#### MII51014-1.0

## Introduction

As printed circuit boards (PCBs) become more complex, the need for thorough testing becomes increasingly important. Advances in surfacemount packaging and PCB manufacturing have resulted in smaller boards, making traditional test methods (e.g., external test probes and "bed-of-nails" test fixtures) harder to implement. As a result, cost savings from PCB space reductions are sometimes offset by cost increases in traditional testing methods.

In the 1980s, the Joint Test Action Group (JTAG) developed a specification for boundary-scan testing that was later standardized as the IEEE Std. 1149.1 specification. This boundary-scan test (BST) architecture offers the capability to efficiently test components on PCBs with tight lead spacing.

This BST architecture can test pin connections without using physical test probes and capture functional data while a device is operating normally. Boundary-scan cells in a device can force signals onto pins, or capture data from pin or core logic signals. Forced test data is serially shifted into the boundary-scan cells. Captured data is serially shifted out and externally compared to expected results. Figure 14–1 shows the concept of boundary-scan testing.



This chapter discusses how to use the IEEE Std. 1149.1 BST circuitry in MAX<sup>®</sup> II devices. The topics are as follows:

- IEEE Std. 1149.1 BST architecture
- IEEE Std. 1149.1 boundary-scan register
- IEEE Std. 1149.1 BST operation control
- I/O Voltage Support in JTAG Chain
- Disabling IEEE Std. 1149.1 BST circuitry
- Guidelines for IEEE Std. 1149.1 boundary-scan testing
- Boundary-Scan Description Language (BSDL) support

In addition to BST, you can use the IEEE Std. 1149.1 controller for insystem programming for MAX II devices. MAX II devices support IEEE 1532 programming which utilizes the IEEE Std. 1149.1 Test Access Port (TAP) interface. However, this chapter only discusses the BST feature of the IEEE Std. 1149.1 circuitry.

# IEEE Std. 1149.1 BST Architecture

A MAX II device operating in IEEE Std. 1149.1 BST mode uses four required pins, TDI, TDO, TMS, and TCK. Table 14–1 summarizes the functions of each of these pins. MAX II devices do not have a TRST pin.

		· = ••••••
Pin	Description	Function
TDI (1)	Test data input	Serial input pin for instructions as well as test and programming data. Data is shifted in on the rising edge of TCK.
TDO	Test data output	Serial data output pin for instructions as well as test and programming data. Data is shifted out on the falling edge of $TCK$ . The pin is tri-stated if data is not being shifted out of the device.
TMS (1)	Test mode select	Input pin that provides the control signal to determine the transitions of the TAP controller state machine. Transitions within the state machine occur at the rising edge of TCK. Therefore, TMS must be set up before the rising edge of TCK. TMS is evaluated on the rising edge of TCK.
тск <i>(2)</i>	Test clock input	The clock input to the BST circuitry. Some operations occur at the rising edge, while others occur at the falling edge.


#### Notes to Table 14–1:

- (1) The TDI and TMS pins have internal weak pull-up resistors with a range from 5k to  $15\,k\Omega$
- (2) The TCK pin has an internal weak pull-down resistor with a range from 5k to  $15 \ k\Omega$

The IEEE Std. 1149.1 BST circuitry requires the following registers:

- The instruction register which is used to determine the action to be performed and the data register to be accessed.
- The bypass register which is a 1-bit-long data register used to provide a minimum-length serial path between TDI and TDO.
- The boundary-scan register that is a shift register composed of all the boundary-scan cells of the device.

Figure 14–2 shows a functional model of the IEEE Std. 1149.1 circuitry.



Note to Figure 14-2:

(1) Refer to Chapter 3, JTAG & In-System Programmability for the boundary-scan register length in MAX II devices.

IEEE Std. 1149.1 boundary-scan testing is controlled by a TAP controller, which is described in "IEEE Std. 1149.1 BST Operation Control" on page 14–6. The TMS and TCK pins operate the TAP controller, and the TDI and TDO pins provide the serial path for the data registers. The TDI pin also provides data to the instruction register, which then generates control logic for the data registers.

# IEEE Std. 1149.1 Boundary-Scan Register


The boundary-scan register is a large serial shift register that uses the TDI pin as an input and the TDO pin as an output. The boundary-scan register consists of 3-bit peripheral elements that are associated with I/O pins of the MAX II devices. You can use the boundary-scan register to test external pin connections or to capture internal data.



Please refer to Table 3–2 in Chapter 3, JTAG & In-System Programmability for the boundary-scan register length of MAX II devices.

Figure 14–3 shows how test data is serially shifted around the periphery of the IEEE Std. 1149.1 device.





## Boundary-Scan Cells of a MAX II Device I/O Pin

Except for the four JTAG pins and power pins, all pins of a MAX II device (including clock pins) can be used as user I/O pins and have a boundaryscan cell (BSC). The 3-bit BSC consists of a set of capture registers and a set of update registers. The capture registers can connect to internal device data via the OUTJ, and OEJ signals, while the update registers connect to external data through the PIN\_OUT, and PIN\_OE signals. The global control signals for the IEEE Std. 1149.1 BST registers (e.g., SHIFT, CLOCK, and UPDATE) are generated internally by the TAP controller; the MODE signal is generated by a decode of the instruction register. The data signal path for the boundary-scan register runs from the serial data in (SDI) signal to the serial data out (SDO) signal. The scan register begins at the TDI pin and ends at the TDO pin of the device.

Figure 14-4 shows the User I/O Boundary-Scan Cell of MAX II devices.

Figure 14–4. MAX II Device's User I/O BSC with IEEE Std. 1149.1 BST Circuitry




Table 14–2 describes the capture and update register capabilities of all boundary-scan cells within MAX II devices. They describe the user I/O cell.

Table 14–2. MAX II Device's Boundary-Scan Cell Descriptions       Note (1)							
	Captures			Drives			
Pin Type	Output Capture Register	OE Capture Register	Input Capture Register	Output Update Register	OE Update Register	Input Update Register	Notes
User I/O	OUTJ	OEJ	PIN_IN	PIN_OUT	PIN_OE	-	Includes User Clocks

#### Note to Table 14–2:

(1) TDI, TDO, TMS, and TCK pins, and all VCC and GND pin types do not have boundary-scan cells.

## **JTAG Pins & Power Pins**

MAX II devices do not have boundary-scan cells for the dedicated JTAG pins (TDI, TDO, TMS, and TCK) and power pins (VCCINT, VCCIO, GNDINT, and GNDIO).

# IEEE Std. 1149.1 BST Operation Control

MAX II devices implement the following IEEE Std. 1149.1 BST instructions: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE, USERCODE, CLAMP, and HIGHZ. The length of the BST instructions is 10 bits. These instructions are described in detail later in this chapter.

•••

Refer to Table 3–1 in Chapter 3, JTAG & In-System Programmability for a summary of the BST instructions and their instruction codes.

The IEEE Std. 1149.1 TAP controller, a 16-state state machine clocked on the rising edge of TCK, uses the TMS pin to control IEEE Std. 1149.1 operation in the device. Figure 14–5 shows the TAP controller state machine.





Figure 14–5. IEEE Std. 1149.1 TAP Controller State Machine

When the TAP controller is in the TEST\_LOGIC/RESET state, the BST circuitry is disabled, the device is in normal operation, and the instruction register is initialized with IDCODE as the initial instruction. At device power-up, the TAP controller starts in this TEST\_LOGIC/RESET state. In addition, the TAP controller may be forced to the TEST\_LOGIC/RESET state by holding TMS high for five TCK clock cycles. Once in the TEST LOGIC/RESET state, the TAP controller remains in this state as long as TMS continues to be held high while TCK is clocked. Figure 14-6 shows the timing requirements for the IEEE Std. 1149.1 signals.






#### Note to Figure 14-6:

(1)For timing parameter values, refer to Table 5-13 in Chapter 5, DC & Switching Characteristics.

To start IEEE Std. 1149.1 operation, select an instruction mode by advancing the TAP controller to the shift instruction register (SHIFT\_IR) state and shift in the appropriate instruction code on the TDI pin. The waveform diagram in Figure 14–7 represents the entry of the instruction code into the instruction register. It shows the values of TCK, TMS, TDI, and TDO and the states of the TAP controller. From the RESET state, TMS is clocked with the pattern 01100 to advance the TAP controller to SHIFT IR.



The TDO pin is tri-stated in all states except in the SHIFT\_IR and SHIFT\_DR states. The TDO pin is activated at the first falling edge of TCK after entering either of the shift states and is tri-stated at the first falling edge of TCK after leaving either of the shift states.

When the SHIFT\_IR state is activated, TDO is no longer tri-stated, and the initial state of the instruction register is shifted out on the falling edge of TCK. TDO continues to shift out the contents of the instruction register as long as the SHIFT\_IR state is active. The TAP controller remains in the SHIFT\_IR state as long as TMS remains low.

During the SHIFT\_IR state, an instruction code is entered by shifting data on the TDI pin on the rising edge of TCK. The last bit of the opcode must be clocked at the same time that the next state, EXIT1\_IR, is activated; EXIT1\_IR is entered by clocking a logic high on TMS. Once in the EXIT1\_IR state, TDO becomes tri-stated again. TDO is always tri-stated except in the SHIFT\_IR and SHIFT\_DR states. After an instruction code is entered correctly, the TAP controller advances to perform the serial shifting of test data in one of three modes—SAMPLE/PRELOAD, EXTEST, or BYPASS—that are described below.

For MAX II devices, there are weak pull-up resistors for TDI and TMS, and pull-down resistors for TCK. However, in a JTAG chain, there might be some devices that do not have internal pull-up or pull-down resistors. In this case, Altera recommends pulling TMS pin high, and pulling TCK low (through external 10-k $\Omega$  resistors) during BST or ISP to prevent the TAP controller from going to an unintended state.



For more information on the pull-up and pull-down resistors, refer to Chapter 13, In-System Programmability Guidelines for MAX II Devices.

# SAMPLE/PRELOAD Instruction Mode

The SAMPLE/PRELOAD instruction mode allows you to take a snapshot of device data without interrupting normal device operation. However, this instruction mode is most often used to preload the test data into the update registers prior to loading the EXTEST instruction. Figure 14–8 shows the capture, shift, and update phases of the SAMPLE/PRELOAD mode.




Figure 14-8. IEEE Std. 1149.1 BST SAMPLE/PRELOAD Mode

During the capture phase, multiplexers preceding the capture registers select the active device data signals; this data is then clocked into the capture registers. The multiplexers at the outputs of the update registers also select active device data to prevent functional interruptions to the device. During the shift phase, the boundary-scan shift register is formed by clocking data through capture registers around the device periphery and then out of the TDO pin. New test data can simultaneously be shifted into TDI and replace the contents of the capture registers. During the update phase, data in the capture registers is transferred to the update registers. This data can then be used in the EXTEST instruction mode.



# Refer to "EXTEST Instruction Mode" on page 14–13 for more information.

Figure 14–9 shows the SAMPLE/PRELOAD waveforms. The SAMPLE/PRELOAD instruction code is shifted in through the TDI pin. The TAP controller advances to the CAPTURE\_DR state and then to the SHIFT\_DR state, where it remains if TMS is held low. The data shifted out of the TDO pin consists of the data that was present in the capture registers after the capture phase. New test data shifted into the TDI pin appears at the TDO pin after being clocked through the entire boundary-scan register. Figure 14–9 shows that the test data that shifted into TDI does not appear at the TDO pin until after the capture register data that is shifted out. If TMS is held high on two consecutive TCK clock cycles, the TAP controller advances to the UPDATE\_DR state for the update phase.





Figure 14–9. SAMPLE/PRELOAD Shift Data Register Waveforms

# **EXTEST Instruction Mode**

The EXTEST instruction mode is used primarily to check external pin connections between devices. Unlike the SAMPLE/PRELOAD mode, EXTEST allows test data to be forced onto the pin signals. By forcing known logic high and low levels on output pins, opens and shorts can be detected at pins of any device in the scan chain.

Figure 14–10 shows the capture, shift, and update phases of the  $\tt EXTEST$  mode.


Figure 14–10. IEEE Std. 1149.1 BST EXTEST Mode



EXTEST selects data differently than SAMPLE/PRELOAD. EXTEST chooses data from the update registers as the source of the output and output enable signals. Once the EXTEST instruction code is entered, the multiplexers select the update register data; thus, data stored in these registers from a previous EXTEST or SAMPLE/PRELOAD test cycle can be forced onto the pin signals. In the capture phase, the results of this test data are stored in the capture registers and then shifted out of TDO during the shift phase. New test data can then be stored in the update registers during the update phase.


The waveform diagram in Figure 14–11 resembles the SAMPLE/PRELOAD waveform diagram, except that the instruction code for EXTEST is different. The data shifted out of TDO consists of the data that was present in the capture registers after the capture phase. New test data shifted into the TDI pin appears at the TDO pin after being clocked through the entire boundary-scan register.

Figure 14–11. EXTEST Shift Data Register Waveforms



# **BYPASS Instruction Mode**

The BYPASS instruction mode is activated with an instruction code made up of only ones. The waveforms in Figure 14–12 show how scan data passes through a device once the TAP controller is in the SHIFT\_DR state. In this state, data signals are clocked into the bypass register from TDI on the rising edge of TCK and out of TDO on the falling edge of the same clock pulse.



# **IDCODE Instruction Mode**

The IDCODE instruction mode is used to identify the devices in an IEEE Std. 1149.1 chain. When IDCODE is selected, the device identification register is loaded with the 32-bit vendor-defined identification code. The device ID register is connected between the TDI and TDO ports; and the device IDCODE is shifted out.

12 The IDCODE for MAX II devices are listed in Table 3–3 in Chapter 3, JTAG & In-System Programmability.

# USERCODE Instruction Mode

The USERCODE instruction mode is used to examine the user electronic signature (UES) within the devices along an IEEE Std. 1149.1 chain. When this instruction is selected, the device identification register is connected between the TDI and TDO ports. The user-defined UES is shifted into the device ID register in parallel from the 32-bit USERCODE register. The UES is then shifted out through the device ID register. The USERCODE information is available to the user only after the device is configured successfully.

In the Quartus II software, there is an Auto Usercode feature where you can choose to use the checksum value of a programming file as the JTAG user code. If selected, the checksum will be automatically loaded to the USERCODE register. Choose Assignments > Device > Device and Pin **Options** > **General**. Turn on **Auto Usercode**.

# **CLAMP Instruction Mode**

The CLAMP instruction mode is used to allow the state of the signals driven from the pins to be determined from the boundary-scan register while the bypass register is selected as the serial path between the TDI and TDO ports. The state of all signals driven from the output pins will be completely defined by the data held in the boundary-scan register. However, CLAMP will not override the I/O weak pull-up resistor or the I/O bus hold if you have any of them selected.

# **HIGHZ Instruction Mode**

The HIGHZ instruction mode is used to set all of the user I/O pins to an inactive drive state. These pins are tri-stated until a new JTAG instruction is executed. When this instruction is selected, the bypass register is connected between the TDI and TDO ports. HIGHZ will not override the I/O weak pull-up resistor or the I/O bus hold if you have any of them selected.


# I/O Voltage Support in JTAG Chain

There can be several different Altera or non-Altera devices in a JTAG chain. However, you should be cautious if the chain contains devices that have different  $V_{CCIO}$  levels. The TDO pin of a device drives out at the voltage level according to the  $V_{CCIO}$  of the device. For MAX II devices, the TDO pin will drive out at the voltage level according to the  $V_{CCIO}$  of I/O Bank 1. The devices can interface with each other although they might have different  $V_{CCIO}$  levels. For example, a device with 3.3-V  $V_{CCIO}$  can drive to a device with 5.0-V  $V_{CCIO}$  because 3.3 V meets the minimum  $V_{IH}$  on TTL-level input for the 5.0-V  $V_{CCIO}$  device. JTAG pins on MAX II devices can support 1.5-, 1.8-, 2.5-, or 3.3-V input levels depending on the  $V_{CCIO}$  voltage of I/O Bank 1.



Refer to Chapter 2, MAX II Architecture for more information on MultiVolt™ I/O support.

You can interface the TDI and TDO lines of the JTAG pins of devices that have different  $V_{CCIO}$  levels by inserting a level shifter between the devices. If possible, the JTAG chain should be built such that a device with a higher  $V_{CCIO}$  level drives to a device with an equal or lower  $V_{CCIO}$  level. By building the JTAG chain in this manner, a level shifter may be required only to shift the TDO level to a level acceptable to the JTAG tester. Figure 14–13 shows the JTAG chain of mixed voltages and how a level shifter is inserted in the chain.



#### Figure 14–13. JTAG Chain of Mixed Voltages

# Disabling IEEE Std. 1149.1 BST Circuitry

The IEEE Std. 1149.1 BST circuitry for MAX II devices is enabled upon device power-up. Because this circuitry may be used for BST or ISP, this circuitry must be enabled only if these features is used. This section will describe how to disable the IEEE Std. 1149.1 circuitry to ensure that the circuitry is not inadvertently enabled when it is not needed.

Table 14–3 shows the pin connections necessary for disabling JTAG in MAX II devices that have dedicated IEEE Std. 1149.1 pins.

Table 14–3. Disabling IEEE Std. 1149.1 Circuitry						
	JTAG Pins (1)					
TMS	TCK	TDI	TDO			
VCC (2)	VCC (2) GND (3) VCC (2) Leave Open					

*Notes to Table 14–3:* 

- (1) There is no software option to disable JTAG in MAX II devices. The JTAG pins are dedicated.
- (2) VCC refers to  $V_{CCIO}$  of Bank 1.
- (3) The TCK signal may also be tied high. If TCK is tied high, power-up conditions must ensure that TMS is pulled high before TCK. Pulling TCK low avoids this power-up condition.

# Guidelines for IEEE Std. 1149.1 Boundary-Scan Testing

Use the following guidelines when performing boundary-scan testing with IEEE Std. 1149.1 devices:

- If a pattern, for example a 10-bit 1010101010 pattern does not shift out of the instruction register via the TDO pin during the first clock cycle of the SHIFT\_IR state, the proper TAP controller state has not been reached. To solve this problem, try one of the following procedures:
  - Verify that the TAP controller has reached the SHIFT\_IR state correctly. To advance the TAP controller to the SHIFT\_IR state, return to the RESET state and clock the code 01100 on the TMS pin.
  - Check the connections to the VCC, GND, and JTAG pins on the device.
- Perform a SAMPLE/PRELOAD test cycle prior to the first EXTEST test cycle to ensure that known data is present at the device pins when the EXTEST mode is entered. If the OEJ update register contains a 0, the data in the OUTJ update register will be driven out. The state must be known and correct to avoid contention with other devices in the system.
- Do not perform EXTEST and SAMPLE/PRELOAD tests during ISP. These instructions are supported before and after ISP but not during ISP.

modes to create serial patterns that internally test the pin connections

If problems persist, contact Altera Applications.

Boundary-Scan Description Language (BSDL) Support	The BSDL—a subset of VHDL—provides a syntax that allows you to describe the features of an IEEE Std. 1149.1 BST-capable device that can be tested. Test software development systems then use the BSDL files for test generation, analysis, failure diagnostics, and in-system programming.
	For more information, or to receive BSDL files for IEEE Std. 1149.1-compliant MAX II devices, see the Altera web site at www.altera.com.
Conclusion	The IEEE Std. 1149.1 BST circuitry available in MAX II devices provides a cost-effective and efficient way to test systems that contain devices with tight lead spacing. Circuit boards with Altera and other IEEE Std. 1149.1-compliant devices can use the EXTEST, SAMPLE/PRELOAD, and BYPASS

between devices and check device operation.

P

Institute of Electrical and Electronics Engineers, Inc. IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std. 1149.1-2001). New York: Institute of Electrical and Electronics Engineers, Inc., 2001.



# Chapter 15. Using Jam STAPL for ISP via an Embedded Processor

#### MII51015-1.0

Introduction	Advances in programmable logic devices (PLDs) have enabled innovative in-system programmability (ISP) feature. The Jam <sup>™</sup> Standard Test and Programming Language (STAPL), JEDEC standard JESD-71, is compatible with all current PLDs that offer ISP via Joint Test Action Group (JTAG), providing a software-level, vendor-independent standard for in-system programming and configuration. Designers who use Jam STAPL to implement ISP enhance the quality, flexibility, and life-cycle of their and products. Record loss of the number of PL Ds that must be
	their end products. Regardless of the number of PLDs that must be programmed or configured, Jam STAPL simplifies in-field upgrades and revolutionizes the programming of PLDs.

This chapter describes MAX<sup>®</sup> II device programming support using Jam STAPL in embedded systems.

# Embedded Systems

All embedded systems are made up of both hardware and software components. When designing an embedded system, the first step is to layout the printed circuit board (PCB). The second step is to develop the firmware that manages the board's functionality.

# **Connecting the JTAG Chain to the Embedded Processor**

There are two ways to connect the JTAG chain to the embedded processor. The most straightforward method is to connect the embedded processor directly to the JTAG chain. In this method, four of the processor pins are dedicated to the JTAG interface, thereby saving board space but reducing the number of available embedded processor pins.

Figure 15–1 illustrates the second method, which is to connect the JTAG chain to an existing bus via an interface PLD. In this method, the JTAG chain becomes an address on the existing bus. The processor then reads from or writes to the address representing the JTAG chain.




Figure 15–1. Embedded System Block Diagram


Both JTAG connection methods should include space for the MasterBlaster<sup>TM</sup>, ByteBlaster<sup>TM</sup> II, or USB Blaster header connection. The header is useful during prototyping because it allows designers to quickly verify or modify the PLD's contents. During production, the header can be removed to save cost.

Example Interface PLD Design

Figure 15–2 shows an example design schematic of an interface PLD. A different design can be implemented; however, important points exemplified in this design are:

- TMS, TCK, and TDI should be synchronous outputs
- Multiplexer logic should be included to allow board access for the MasterBlaster, ByteBlaster II, or USB Blaster download cable
- This design example is for reference only. All of the inputs except data[3..0] are optional and included only to show how an interface PLD can act as an address decoder on an embedded data bus.

Figure 15–2. Interface Logic Design Example



In Figure 15–2, the embedded processor asserts the JTAG chain's address, and the R\_nW and R\_AS signals can be set to tell the interface PLD when the processor wants to access the chain. A write involves connecting the data path data[3..0] to the JTAG outputs of the PLD via the three D registers that are clocked by the system clock (CLK). This clock can be the same clock that the processor uses. Likewise, a read involves enabling the tri-state buffers and letting the TDO signal flow back to the processor. The design also provides a hardware connection to read back the values in the TDI, TMS, and TCK registers. This optional feature is useful during the development phase, allowing software to check the valid states of the registers in the interface PLD. In addition, multiplexer logic is included to permit a download cable to program the device chain. This capability is useful during the prototype phase of development, when programming must be verified.

# **Board Layout**

The following elements are important when laying out a board that programs via the IEEE Std. 1149.1 JTAG chain:

- Treat the TCK signal trace as a clock tree
- Use a pull-down resistor on TCK
- Make the JTAG signal traces as short as possible
- Add external resistors to pull outputs to a defined logic level

### TCK Signal Trace Protection & Integrity

TCK is the clock for the entire JTAG chain of devices. These devices are edge-triggered on the TCK signal, so it is imperative that TCK is protected from high-frequency noise and has good signal integrity. Ensure that the signal meets the rise time ( $t_R$ ) and fall time ( $t_F$ ) parameters in the appropriate device family data sheet. The signal may also need termination to prevent overshoot, undershoot, or ringing. This step is often overlooked since this signal is software-generated and originates at a processor general-purpose I/O pin.

#### Pull-Down Resistors on TCK

TCK should be held low via a pull-down resistor to keep the JTAG Test Access Port (TAP) in a known state at power-up. A missing pull-down resistor can cause a device to power-up in a JTAG BST state, which may cause conflicts on the board. A typical resistor value is 10 k $\Omega$ 

### JTAG Signal Traces

Short JTAG signal traces help eliminate noise and drive-strength issues. Special attention should be paid to the TCK and TMS pins. Because TCK and TMS are connected to every device in the JTAG chain, these traces will see higher loading than TDI or TDO. Depending on the length and loading of the JTAG chain, some additional buffering may be required to ensure that the signals propagate to and from the processor with integrity.

## External Resistors

You should add external resistors to output pins to pull outputs to a defined logic level during programming. Output pins will tri-state during programming. Also, on MAX<sup>®</sup> II devices, the pins will be pulled up by a weak internal resistor (e.g., 5 to 15 k $\Omega$ ). Altera recommends that outputs driving sensitive input pins be tied to the appropriate level by an external resistor, on the order of 10 k $\Omega$ 

Each preceding board layout element may require further analysis, especially signal integrity. In some cases, you may need to analyze the loading and layout of the JTAG chain to determine whether to use discrete buffers or a termination technique.



For more information, refer to Chapter 13, In-System Programmability Guidelines for MAX II Devices.

# Software Development

Altera's embedded programming uses the Jam file output from the Quartus® II software tool with the standardized Jam Player software. Designing these tools requires minimal developer intervention because Jam files contain all of the data for programming MAX II devices. The bulk of development time is spent porting the Jam Player to the host embedded processor.



For more information on porting the Jam Byte-Code Player, see "Porting the Jam STAPL Byte-Code Player" on page 15–10.

# Jam Files (.jam & .jbc)

Altera supports the following types of Jam files:

- ASCII text files (.jam)
- Jam Byte-Code files (.jbc)

### ASCII Text Files (.jam)

Altera supports two types of Jam files:

- JEDEC Jam STAPL format
- Jam version 1.1 (pre-JEDEC format)

The JEDEC Jam STAPL format uses the syntax specified by the JEDEC Standard JESD-71A specification. Altera recommends using JEDEC Jam STAPL files for all new projects. In most cases, Jam files are used in tester environments.

### Jam Byte-Code Files (.jbc)

JBC files are binary files that are compiled versions of Jam files. JBC files are compiled to a virtual processor architecture, where the ASCII Jam commands are mapped to byte-code instructions compatible with the virtual processor. There are two types of JBC files:

- Jam STAPL Byte-Code (compiled version of JEDEC Jam STAPL file)
- Jam Byte-Code (compiled version of Jam version 1.1 file)

Altera recommends using Jam STAPL Byte-Code files in embedded applications because they use minimal memory.

### **Generating Jam Files**

The Quartus II software can generate both Jam and JBC file types. In addition, Jam files can be compiled into JBC files via a stand-alone Jam Byte-Code compiler. The compiler produces a functionally equivalent JBC file.

Generating JBC files directly from the Quartus II software is simple. The software tool supports the programming and configuration of multiple devices from single or multiple JBC files. Figures 15–3 and 15–4 show the dialog boxes that specify the device chain and JBC file generation in the Quartus II software.

Figure 15–3. Multi-Device JTAG Chain's Name & Sequence in Programmer Window in the Quartus II
Software

🖥 Chain1.cdf*								_ 🗆 ×
Hardware No Hardware	Мо	de: JTAG		•	Progress:		0%	
File	Device	Checksum	Usercode	Program/ Configure	ify Blank- Check	Examine	Security Bit	
10_b190\epc4(convert).pof 2. <none> 3Quartus\and64\and64.pof 4P_CLAMP\Design1\top.pof</none>		01AE75F3 0000000 001E171D 0089CC87	FFFFFFF <non> FFFFFFF FFFFFFF FFFFFFF</non>					

*Figure 15–4. Generating a JBC File for a Multi-Device JTAG Chain in the Quartus II Software* 

File name: D:\Quartus\Design\configuration.jbc				
File <u>f</u> ormat: Jam 9	STAPE Byte (	Code 2.0 (.jbc)	<b>_</b>	
Operation		Programming options-		
Program		🔲 <u>B</u> lank-check		
C ⊻erify		Verify		
- Clock frequency-				
<u>T</u> CK frequency:	10.0 MHz			
<u>S</u> upply voltage:	1.8 volts		-	
	Г			
		OK Canc	e	

The following steps explain how to generate JBC files using the Quartus II software.

- 1. Choose **Programmer** (Tools menu).
- 2. Click **Add File** and select programming files for the respective devices.
- Choose Create/Update > Create Jam or SVF File (File menu). See Figure 15–4.
- 4. Specify a Jam STAPL Byte-Code File in the File format list.
- 5. Click OK.

You can include both Altera and non-Altera JTAG-compliant devices in the JTAG chain. If you do not specify a programming file in the *Programming File Names* field, devices in the JTAG chain will be bypassed.

#### Generating Jam Files for the MAX II User Flash Memory Block

The Quartus II Programmer provides the option to individually target the entire device, logic array, or either one or both sectors of the user flash memory (UFM) block. As you can program the (UFM) section independently from the logic array, separate Jam STAPL and JBC files can be generated for the UFM block individually.

### **Jam Players**

Jam Players read the descriptive information in Jam files and translate them into data that programs the target PLDs. Jam Players do not program a particular device architecture or vendor; they only read and understand the syntax defined by the Jam file specification. In-field changes are confined to the Jam file, not the Jam Player. As a result, you do not need to modify the Jam Player source code for each in-field upgrade.

There are two types of Jam Players to accommodate the two types of Jam files: an ASCII Jam STAPL Player and a Jam STAPL Byte-Code Player. The general concepts within this chapter apply to both player types; however, the following information focuses on the Jam STAPL Byte-Code Player.

Jam Players can be used to program or write the MAX II configuration flash memory block and the UFM block separately since Jam STAPL and JBC files can be generated targeting only to either one or both sectors of the MAX II UFM block.

### Jam Player Compatibility

The embedded Jam Player is able to read Jam files that conform to the standard JEDEC file format. The embedded Jam Player is compatible with legacy Jam files that use version 1.1 syntax. Both Players are backward-compatible; they can play version 1.1 files and Jam STAPL files.



For more information on Altera's support for version 1.1 syntax, refer to *AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor.* 

### The Jam STAPL Byte-Code Player

The Jam STAPL Byte-Code Player is coded in the C programming language for 16-bit and 32-bit processors.




For more information about Altera's support for 8-bit processors, see *AN 111: Embedded Programming Using the 8051 & Jam Byte-Code.* 

The 16-bit and 32-bit source code is divided into two categories:

- Platform-specific code that handles I/O functions and applies to specific hardware (jbistub.c)
- Generic code that performs the Player's internal functions (all other C files)

Figure 15–5 illustrates the organization of the source code files by function. Keeping the platform-specific code inside the **jbistub.c** file simplifies the process of porting the Jam STAPL Byte-Code Player to a particular processor.





### Porting the Jam STAPL Byte-Code Player

The default configuration of the **jbistub.c** file includes code for DOS, 32-bit Windows, and UNIX so that the source code can be easily compiled and evaluated for the correct functionality and debugging of these predefined operating systems. For the embedded environment, this code is easily removed using a single preprocessor #define statement. In addition, porting the code involves making minor changes to specific parts of the code in the **jbistub.c** file.

To port the Jam Player, you need to customize several functions in the **jbistub.c** file, which are shown in Table 15–1.

Table 15–1. Functions Requiring Customization				
Function	Description			
jbi_jtag_io()	Interface to the four IEEE 1149.1 JTAG signals, TDI, TMS, TCK, and TDO			
jbi_export()	Passes information such as the User Electronic Signature (UES) back to the calling program			
jbi_delay()	Implements the programming pulses or delays needed during execution			
jbi_vector_map()	Processes signal-to-pin map for non-IEEE 1149.1 JTAG signals			
jbi_vector_io()	Asserts non-IEEE 1149.1 JTAG signals as defined in the VECTOR MAP			

To ensure that you have customized all of the necessary code, follow these four steps:

- 1. Set preprocessor statements to exclude extraneous code.
- 2. Map JTAG signals to hardware pins.
- 3. Handle text messages from jbi\_export().
- 4. Customize delay calibration.

#### Step 1: Set Preprocessor Statements to Exclude Extraneous Code

At the top of **jbistub.c**, change the default PORT parameter to EMBEDDED to eliminate all DOS, Windows, and UNIX source code and included libraries.

#define PORT EMBEDDED

#### Step 2: Map JTAG Signals to Hardware Pins

The jbi\_jtag\_io() function contains the code that sends and receives the binary programming data. Each of the four JTAG signals should be re-mapped to the embedded processor's pins. By default, the source code writes to the PC's parallel port. The jbi\_jtag\_io() signal maps the JTAG pins to the PC parallel port registers shown in Figure 15–6.



7	6	5	4	3	2	1	0	I/O Port
0	TDI	0	0	0	0	TMS	тск	OUTPUT DATA - Base Address
TDO	х	х	х	х				INPUT DATA - Base Address + 1

#### Note to Figure 15-6:

(1) The PC parallel port hardware inverts the most significant bit, TDO.

The mapping is highlighted in the following jbi\_jtag\_io() source code:

```
int jbi_jtag_io(int tms, int tdi, int read_tdo)
   int data=0;
   int tdo=0;
   if (!jtag_hardware_initialized)
    ł
       initialize_jtag_hardware();
       jtag_hardware_initialized=TRUE;
   }
   data = ((tdi?0x40:0)|(tms?0x2:0));
/*TDI,TMS*/
   write_byteblaster(0,data);
   if (read_tdo)
    {
       tdo=(read_byteblaster(1)&0x80)?0:1; /*TDO*/
    ļ
   write_blaster(0,data|0x01);
                                           /*TCK*/
   write_blaster(0,data);
   return (tdo);
}
```

In the previous code, the PC parallel port inverts the actual value of TDO. The jbi\_jtag\_io() source code inverts it again to retrieve the original data. The line which inverts the TDO value is as follows:

```
tdo=(read_byteblaster(1)&0x80)?0:1;
```

If the target processor does not invert TDO, the code should look like:

tdo=(read\_byteblaster(1)&0x80)?1:0;

To map the signals to the correct addresses, use the left shift (<<) or right shift (>>) operators. For example, if TMS and TDI are at ports 2 and 3 respectively, the code would be as follows:

data=(((tdi?0x40:0)>>3) | ((tms?0x02:0)<<1));</pre>

Apply the same process to TCK and TDO.

The read\_byteblaster and write\_byteblaster signals use the inp() and outp() functions from the **conio.h** library, respectively, to read and write to the port. If these functions are not available, equivalent functions should be substituted.

#### Step 3: Handle Text Messages from jbi\_export()

The jbi\_export() function sends text messages to stdio, using the printf() function. The Jam STAPL Byte-Code Player uses the jbi\_export() signal to pass information (e.g., the device UES or USERCODE) to the operating system or software that calls the Player. The function passes text (in the form of a string) and numbers (in the form of a decimal integer).



For definitions of these terms, see *AN* 39: *IEEE* 1149.1 (*JTAG*) *Boundary-Scan Testing in Altera Devices*.

If there is no device available to stdout, the information can be redirected to a file or storage device, or passed as a variable back to the program that calls the Player.

#### Step 4: Customize Delay Calibration

The calibrate\_delay() function determines how many loops the host processor runs in a millisecond. This calibration is important because accurate delays are used in programming and configuration. By default, this number is hard-coded as 1,000 loops per millisecond and represented as the following assignment:

one\_ms\_delay = 1000

If this parameter is known, it should be adjusted accordingly. If it is not known, you can use code similar to that for Windows and DOS platforms. Code is included for these platforms that count the number of clock cycles that run in the time it takes to execute a single while loop. This code is sampled over multiple tests and averaged to produce an accurate result upon which the delay can be based. The advantage to this approach is that calibration can vary based on the speed of the host processor.

Once the Jam STAPL Byte-Code Player is ported and working, verify the timing and speed of the JTAG port at the target device. Timing parameters in MAX II devices should comply with the values given in Table 5–13 (JTAG Timing Parameters) in Chapter 5, DC & Switching Characteristics.

If the Jam STAPL Byte-Code Player does not operate within the timing specifications, the code should be optimized with the appropriate delays. Timing violations occur only if the processor is very powerful and can generate TCK at a rate faster than 25 MHz.

Other than the **jbistub.c file**, Altera strongly recommends keeping source code in other files unchanged from their default state. Altering the source code in these files will result in unpredictable Jam Player operation.

#### Jam STAPL Byte-Code Player Memory Usage

The Jam STAPL Byte-Code Player uses memory in a predictable manner. This section documents how to estimate both ROM and RAM memory usage.

#### **Estimating ROM Usage**

Use the following equation to estimate the maximum amount of ROM required to store the Jam Player and JBC file:

ROM Size = JBC File Size + Jam Player Size

The JBC file size can be separated into two categories: the amount of memory required to store the programming data, and the space required for the programming algorithm. Use the following equation to estimate the JBC file size:

JBC File Size = 
$$Alg + \sum_{k=1}^{N} Data$$

where:

Alg	=	Space used by algorithm
Dat	a =	Space used by compressed programming data
k	=	Index representing device being targeted
Ν	=	Number of target devices in the chain

This equation provides a JBC file size estimate that may vary by  $\pm 10\%$ , depending on device utilization. When device utilization is low, JBC file sizes tend to be smaller because the compression algorithm used to minimize file size is more likely to find repetitive data.

The equation also indicates that the algorithm size stays constant for a device family, but the programming data size grows slightly as more devices are targeted. For a given device family, the increase in JBC file size (due to the data component) is linear.

Table 15–2 shows algorithm file size constants when targeting a single MAX II device.

Table 15–2. Algorithm File Size Constants Targeting a Single Altera Device Family				
Device Typical JBC File Algorithm Size (Kbytes)				
MAX II (1)				

Note to Table 15–2:

(1) For more information, contact Altera Applications.

Table 15–3 shows data size constants for MAX II devices that support the Jam language for ISP.

Table 15–3. Data Constants				
Device	Typical Jam STAPL Byte-Code Data Size (Kbytes)			
	Compressed	Uncompressed (1)		
EPM240	(2)	(2)		
EPM570	(2)	(2)		
EPM1270	(2)	(2)		
EPM2210	(2)	(2)		

*Notes to Table 15–3:* 

- (1) For more information on how to generate JBC files with uncompressed programming data, contact Altera Applications.
- (2) For more information, contact Altera Applications.

After estimating the JBC file size, estimate the Jam Player size using the information in Table 15–4.

Table 15–4. Jam STAPL Byte-Code Player Binary Sizes				
Build	Description	Size (Kbytes)		
16-bit	Pentium/486 using the MasterBlaster or ByteBlasterMV download cables	80		
32-bit	Pentium/486 using the MasterBlaster or ByteBlasterMV download cables	85		

#### **Estimating Dynamic Memory Usage**

Use the following equation to estimate the maximum amount of DRAM required by the Jam Player:

RAM Size = JBC File Size + 
$$\sum_{k=1}^{N} Data$$
 (Uncompressed Data Size)<sub>k</sub>

The JBC file size is determined by a single- or multi-device equation (see "Estimating ROM Usage" on page 15–14).

The amount of RAM used by the Jam Player is the size of the JBC file plus the sum of the data required for each device that is targeted. If the JBC file is generated using compressed data, then some RAM is used by the Player to uncompress the data and temporarily store it. The uncompressed data sizes are provided in Table 15–3. If an uncompressed JBC file is used, use the following equation:

RAM Size = JBC File Size

The memory requirements for the stack and heap are negligible, with respect to the total amount of memory used by the Jam STAPL Byte-Code Player. The maximum depth of the stack is set by the JBI\_STACK\_SIZE parameter in the **jbimain.c** file.

#### **Estimating Memory Example**

The following example uses a 16-bit Motorola 68000 processor to program an EPM7128AE and EPM7064AE device in an IEEE Std. 1149.1 JTAG chain via a JBC file that uses compressed data. To determine memory usage, first determine the amount of ROM required and then estimate the RAM usage. Use the following steps to calculate the amount of DRAM required by the Jam Byte-Code Player: 1. Determine the JBC file size. Use the following multi-device equation to estimate the JBC file size. Because JBC files use compressed data, use the compressed data file size information, listed in Table 15–3, to determine *Data* size.

JBC File Size = 
$$Alg + \sum_{k=1}^{N} Data$$

where:

*Alg* = 21 Kbytes *Data* = EPM7064AE *Data* + EPM7128AE *Data* = 8 + 4 = 12 Kbytes

Thus, the JBC file size equals 33 Kbytes.

2. Estimate the JBC Player size. This example uses a JBC Player size of 62 Kbytes because this 68000 is a 16-bit processor. Use the following equation to determine the amount of ROM needed:

ROM Size = JBC File Size + Jam Player Size

ROM Size = 95 Kbytes.

3. Estimate the RAM usage with the following equation:

RAM Size = 33 Kbytes +  $\sum_{k=1}^{N} Data$  (Uncompressed Data Size)<sub>k</sub>

Because the JBC file uses compressed data, the uncompressed data size for each device must be summed to find the total amount of RAM used. The Uncompressed Data Size constants are as follows:

EPM7064AE = 8 Kbytes

EPM7128AE = 12 Kbytes

Calculate the total DRAM usage as follows:

RAM Size = 33 Kbytes + (8 Kbytes + 12 Kbytes) = 53 Kbytes

In general, Jam Files use more RAM than ROM, which is desirable because RAM is cheaper and the overhead associated with easy upgrades becomes less of a factor as a larger number of devices are programmed. In most applications, easy upgrades outweigh the memory costs.

# Updating Devices Using Jam

Updating a device in the field means downloading a new JBC file and running the Jam STAPL Byte-Code Player with what in most cases is the "program" action.

The main entry point for execution of the Player is jbi\_execute(). This routine passes specific information to the Player. When the Player finishes, it returns an exit code and detailed error information for any run-time errors. The interface is defined by the routine's prototype definition.

```
JBI_RETURN_TYPE jbi_execute
(
     PROGRAM_PTR program
     long program_size,
     char *workspace,
     long workspace_size,
     *action,
     char **init_list,
     long *error_line,
     init *exit_code
)
```

The code within main(), in **jbistub.c**, determines the variables that will be passed to jbi\_execute(). In most cases, this code is not applicable to an embedded environment; therefore, this code can be removed and the jbi\_execute() routine can be set up for the embedded environment. Table 15–5 describes each parameter, and Table 15–6 describes each action name.

Table 15–5. Parameters     (Part 1 of 2)     Note (1)				
Parameter	Status	Description		
program	Mandatory	A pointer to the JBC file. For most embedded systems, setting up this parameter is as easy as assigning an address to the pointer before calling jbi_execute().		
program_size	Mandatory	Amount of memory (in bytes) that the JBC file occupies.		
workspace	Optional	A pointer to dynamic memory that can be used by the JBC Player to perform its necessary functions. The purpose of this parameter is to restrict Player memory usage to a pre-defined memory space. This memory should be allocated before calling jbi_execute(). If maximum dynamic memory usage is not a concern, set this parameter to null, which allows the Player to dynamically allocate the necessary memory to perform the specified action.		
workspace_size	Optional	A scalar representing the amount of memory (in bytes) to which ${\tt workspace}$ points.		

Table 15–5. Parameters     (Part 2 of 2)     Note (1)				
Parameter	Status	Description		
action	Mandatory	A pointer to a string (text that directs the Player). Example actions are PROGRAM or VERIFY. In most cases, this parameter will be set to the string PROGRAM. The Player is not case-sensitive, so the text can be either upper or lower case. The Player supports all actions defined in the <i>Jam Standard Test and Programming Language Specification</i> . See Table 15–6. Note that the string must be null terminated.		
init_list	Optional	An array of pointers to strings. This parameter is used when applying Jam version 1.1 files. (2)		
error_line	-	A pointer to a long integer. If an error is encountered during execution, the Player will record the line of the JBC file where the error occurred.		
exit_code	_	A pointer to a long integer. Returns a code if there is an error that applies to the syntax or structure of the JBC file. If this kind of error is encountered, the supporting vendor should be contacted with a detailed description of the circumstances in which the exit code was encountered.		

#### *Notes to Table 15–5:*

(1) Mandatory parameters must be passed for the Player to run.

(2) For more information, refer to AN 88: Using the Jam Language for ISP & ICR via an Embedded Processor.

Table 15–6. Supported Actions     Note (1)			
Action Name	Description		
READ_USERCODE	Read the IEEE 1149.1 USERCODE and EXPORT it		
ERASE	Perform a bulk erase of the device(s)		
BLANK_CHECK	Check the erased state of the device(s)		
PROGRAM	Program the device		
VERIFY	Verify the programming data of the device(s)		
READ_CHECKSUM	Calculate one fuse checksum of the programming data of the device(s)		

#### Note to Table 15–6:

(1) Other actions such as READ\_IDCODE are supported if the function is available.

The Player returns a status code of type JBI\_RETURN\_TYPE or integer. This value indicates whether the action was successful (returns "0"). jbi\_execute() can return any one of the following exit codes in Table 15–7, as defined in the *Jam Standard Test and Programming Language Specification*.

Table 15–7. Exit Cod	Table 15–7. Exit Codes			
Exit Code	Description			
0	Success			
1	Checking chain failure			
2	Reading IDCODE failure			
3	Reading USERCODE failure			
4	Reading UESCODE failure			
5	Entering ISP failure			
6	Unrecognized device ID			
7	Device version is not supported			
8	Erase failure			
9	Blank check failure			
10	Programming failure			
11	Verify failure			
12	Read failure			
13	Calculating checksum failure			
14	Setting security bit failure			
15	Querying security bit failure			
16	Exiting ISP failure			
17	Performing system test failure			

### Running the Jam STAPL Byte-Code Player

Calling the Jam STAPL Byte-Code Player is like calling any other subroutine. In this case, the sub-routine is given actions and a file name, and then it performs its function. In some cases, in-field upgrades can be performed depending on whether the current device design is up-to-date. The JTAG USERCODE is often used as an electronic "stamp" that indicates the PLD design revision. If the USERCODE is set to an older value, the embedded firmware updates the device. The following pseudocode illustrates how the Jam Byte-Code Player could be called multiple times to update the target PLD:

```
result = jbi_execute(jbc_file_pointer, jbc_file_size,
0, 0, "READ_USERCODE", 0, error_line, exit_code);
```

The Jam STAPL Byte-Code Player will now read the JTAG USERCODE and export it using the jbi\_export() routine. The code can then branch based upon the result.

The following shows example code for using the Jam Player.

```
switch (USERCODE)
{
   case "0001": /*Rev 1 is old - update to new Rev*/
      result = jbi_execute (rev3_file, file_size_3,
        0, 0, "PROGRAM", 0, error_line, exit_code);
   case "0002": /*Rev 2 is old - update to new Rev*/
      result = jbi_excecute(rev3_file, file_size_3,
        0, 0, "PROGRAM", 0, error_line, exit_code);
   case "0003":
                  /*Do nothing - this is the current
        Rev*/
   default:
                 /*Issue warning and update to current
Rev*/
      Warning - unexpected design revision;
        /*Program device with newest rev anyway*/
      result = jbi_execute(rev3_file, file_size_3, 0,
        0, "PROGRAM", 0, error_line, exit_code);
}
```

A switch statement can be used to determine which device needs to be updated and which design revision should be used. With Jam STAPL Byte-Code software support, PLD updates become as easy as adding a few lines of code.

# Conclusion

Using Jam STAPL provides an simple way to benefit from ISP. Jam meets all of the necessary embedded system requirements such as small file sizes, ease of use, and platform independence. In-field upgrades are simplified by confining updates to the Jam STAPL Byte-Code file. Executing the Jam Player is straightforward, as is the calculation of resources that will be used. For the most recent updates and information, visit the Jam web site at: www.altera.com/jamisp.



## Chapter 16. Using the Agilent 3070 Tester for In-System Programming

#### MII51016-1.0

Introduction	In-system programming is a mainstream feature in programmable logic devices (PLDs), offering system designers and test engineers significant cost benefits by integrating PLD programming into board-level testing. These benefits include reduced inventory of pre-programmed devices, lower costs, fewer devices damaged by handling, and increased flexibility in engineering changes. Altera provides software and device support that integrates in-system programmability (ISP) into the existing test flows for the Agilent 3070 system. This chapter discusses how to use the Agilent 3070 test system to achieve faster programming times for Altera's MAX <sup>®</sup> II devices.
New PLD Product for Agilent 3070	Agilent Technologies, the manufacturer of the Agilent 3070 tester, has introduced a new PLD ISP software to help address the issues of programming PLDs. There are several advantages of using the new product that will be discussed later in this chapter.
Device Support	When programming MAX II devices together with devices from other families using the Agilent 3070 tester, it must be ensured that all devices in the chain can be programmed using the tester.
Agilent 3070 Development Flow without the PLD ISP Software	Programming devices with the Agilent 3070 tester (using a Serial Vector Format ( <b>.svf</b> ) File) without Agilent's PLD ISP software requires the following steps. See Figure 16–1.




Figure 16–1. Agilent 3070 Development Flow for In-System Programming Using SVF File without PLD ISP

### Step 1: Create a PCB & Test Fixture

Before starting test development, the first step to successful in-system programming is the proper layout of the board and the subsequent creation of the test fixture.

### Creating the PCB

The following recommendations highlight important areas of PCB design issues:

- The TCK signal trace should be treated as carefully as a clock tree. TCK is the clock for the entire Joint Test Action Group (JTAG) chain of devices. These devices are edge-triggered on the TCK signal, so it is imperative that this signal be protected from high-frequency noise and have good signal integrity. Ensure that the signal meets the t<sub>R</sub> and t<sub>F</sub> parameters specified in the device data sheet.
- Add a pull-down resistor to TCK. The TCK signal should be held low through a pull-down resistor in-between PCF downloads. For more information on pattern capture format (PCF) downloads, refer to "Step 2: Create a Serial Vector Format File". You should hold TCK low because the Agilent 3070 drivers go into a "high-Z" state in-between tests and briefly drive low as the next PCF is applied. When the TCK line "floats", the programming data stream is corrupted and the device is not programmed correctly.
- Provide VCC and GND test access points for the nails of the test fixture. During operation, there should be enough access points to allow quiet PCB operation. Having too few access points results in a noisy system that can disrupt JTAG scans.
- Turn off on-board oscillators. During programming, on-board oscillators should have the ability to be electrically turned off to reduce system noise.
- Add external resistors to pull outputs to a defined logic level during programming.
- Output pins are tri-stated during programming and are pulled up by a weak internal resistor. However, Altera recommends that signals which require a pre-defined level be externally force to the appropriate level using an external resistor.



For more information on board design for ISP, refer to Chapter 13, In-System Programmability Guidelines for MAX II Devices.

#### Creating the Fixture

Providing a clean interface between the test fixture and the target board is essential for successful in-system programming. To provide a clean interface, use short wires in the test fixture to improve the TCK connection. Longer wires can introduce inductive noise into the system, which can disrupt programming. The wire connecting TCK should be no longer than 1 inch. Use the Agilent Fixture Consultant to manage the layout and creation of the test fixture (see the Agilent Board Test Family Manual).

## Step 2: Create a Serial Vector Format File

The Quartus II software generates SVF Files for programming one or more devices. When targeting multiple devices in the same MAX II CPLD family, the Quartus II software automatically generates one SVF File to program the devices concurrently. Therefore, the programming time for all of the devices approaches the programming time for the largest CPLD device in the IEEE Std. 1149.1 JTAG chain.

Figure 16–2 shows the **Create JAM**, **SVF**, or **ISC File** dialog box (File menu), which is used to generate the SVF File.

Figure 16–2. Create JAM, SVF, or ISC File Dialog Box

Create JAM, :	S¥F, or ISC Fil	e	2
File name:	D:/Data/Exam	ple.svf	
File format:	Serial Vector F	ormat (.svf)	-
Operation - Program C Verify	n	Programming options-	
Clock frequ	·	IHz	
Supply voltag	je: 3.3 vo	lts	•
		OK Can	cel

Before creating the SVF File, you must first open the Programmer in the Quartus II and add the Programmer Object File (**.pof**) for all the devices in the chain into the programmer. Each POF corresponds to a targeted device respectively.

**Altera Corporation** 

March 2004

In the **Create JAM, SVF, or ISC File** dialog box, the value in the TCK frequency box should match the frequency that TCK runs at during the test. If you enter a different frequency from the one used in actual testing, programming may fail or you may experience an excessively long programming time.

You can also select whether to perform a program or verify operation and optionally verify or blank-check the device by turning on programming options. Altera recommends generating SVF Files that include verify vectors, which ensure that programming failures are identified and a limited amount of additional programming time is used. You can generate the necessary SVF File based on the scan-chain topology of the board and the Altera devices to be programmed. Once the SVF File is generated, it can be given to test engineers for development.

If a device must be programmed independently, you can generate individual SVF Files for each Altera device in the chain. When creating the SVF File for a single device in the chain, specify the POF for the device and leave the rest of the devices set to <none>. This can be done by selecting **Add Device** in the programmer. These devices are bypassed during programming. Repeat this process until all targeted devices have an SVF File.

## Step 3: Convert SVF Files to PCF Files

You must convert the SVF Files to PCF Files for use with the Agilent 3070 tester with the Altera **svf2pcf** conversion utility. The **svf2pcf** utility can create multiple PCF Files for one device chain; running the utility allows you to specify the number of vectors per file. The amount of memory used by the resulting files varies depending on the data. The Agilent 3070 digital compiler looks for repeating patterns of vectors and optimizes the directory and sequences RAM on the tester control card to apply the maximum number of vectors before re-loading the files. The number of vectors in a compiled PCF File range from 100,000 to over one million, depending on the size and density of the targeted devices.



You can download the **svf2pcf** conversion utility from the Agilent ISP Support web site at **www.altera.com**.

## Step 4: Create Executable Tests from Files

Creating digital tests for programming a chain of devices with the Agilent 3070 tester requires the following steps:

- 1. Create the library for the target device or scan chain.
- 2. Run the Test Consultant.

- 3. Create digital tests.
- 4. Create the wirelist information for the tests.
- 5. Modify the test plan.

#### Create the Library for the Target Device or Scan Chain

The initial program development for the board contains a setup-only node test library for the ISP boundary-scan chain interface. The test library ensures that Agilent 3070 tester resources are reserved in the test fixture for programming the targeted devices. If only one target device is on the board and it is not part of a boundary-scan chain (isolated), use a pin library; otherwise, use a node library. If using a pin library, you must describe every device pin. Do not include test vectors in a test library.

The following code example shows a setup-only node test library.

Mark the TCK and TMS boundary-scan nodes as CRITICAL in the Board Consultant. This critical attribute minimizes the nodes' wire length in the test fixture.

#### Run the Test Consultant

Run the Test Consultant to create all of the files for new board development. Once the Test Consultant finishes running with this setup-only test library, it creates an executable test (without vectors) with the correct fixture wiring resource information. Use this file as a template to create the executable test's source code.

#### Create Digital Tests

Create the digital tests, which are required to program the device(s), by copying the executable template to the desired program names. For example, if **svf2pcf** created four PCF Files, copy the template file to four executable tests (e.g., prog\_a, prog\_b, prog\_c, and prog\_d) in the digital directory.

Add these test names to your **testorder** file and mark them permanent using the following syntax:

test digital "prog\_a"; permanent test digital "prog\_b"; permanent test digital "prog\_c"; permanent test digital "prog\_d"; permanent

#### Create the Wirelist Information for the Tests

Compile these executable tests to generate object files (see "Modify the Test Plan") for the setup only versions of the tests. Run **Module Pin Assignment** to create the necessary entries in the **wirelist** file.

Next, modify the executable tests so that they contain the vectors to program the target device. An include statement can be used in the executable test, or the vectors can be merged into the file. Use the following syntax for the include statement, which should be the last statement in the executable test.

include "pcf1"

Remember that the PCF File must reside in the digital directory and must be a digital file. To ensure that the digital file is in the correct directory, run the following command on the BT-Basic command line:

load digital "digital/pcf1" | re-save

You can also use the chtype command at a shell prompt to verify the location of the file:

chtype -n6 digital/pcf1

Repeat this step for each PCF File.

Modify the Test Plan

Add the test statements to the test plan using the following syntax:

```
test "digital/prog_a" ! First program file
test "digital/prog_b" ! Second program file
test "digital/prog_c" ! Third program file
test "digital/prog_d" ! Fourth program file
```

Keep the test execution in the same order in which the SVF File was split. For example, if the SVF File was split into four files (**pcf1**, **pcf2**, **pcf3**, and **pcf4**), the tests must be executed in the order that they split (execute prog\_a followed by prog\_b followed by prog\_c followed by prog\_d). If the order is not preserved, the device(s) will fail to program correctly.

## Step 5: Compile the Executable Tests

Altera recommends batch-driven compilation using either BT-Basic or a UNIX shell. See the following batch file code in BT-Basic (assuming four executable tests to program the target device and generation of debugging object code):

```
compile "digital/prog_a" ; debug
compile "digital/prog_b" ; debug
compile "digital/prog_c" ; debug
compile "digital/prog_d" ; debug
```

This file should be saved in the board directory to allow engineering changes to take place at a later date. See the corresponding shell script (-D option generates debugging information):

dcomp	-D	digital/prog_a
dcomp	-D	digital/prog_b
dcomp	-D	digital/prog_c
dcomp	-D	digital/prog_d

Compile times can be long depending on the number of PCF vectors contained in the source files, the type of controller, and controller loading. Altera recommends using a batch file to automate the compilation of the ISP tests.

If a boundary-scan chain containing Altera devices is defined, only the Altera devices will be programmed when the PCF vectors have been applied to the JTAG interface.

### Step 6: Debug the Test

Once the executable tests have been created, the test system can be debugged. The applied vector set ensures that the device is programmed correctly by verifying the contents of the device. The programming algorithm uses the TDO pin to check the bitstream coming from the device. If any vector does not match the expected value, the test fails, indicating one of two things:

- The device ID does not match what is expected. This scenario is evident if the failure occurs at the beginning of the first test.
- Device programming failed.

Because many vectors are verified, it may not be practical to sift through each vector to determine the cause of the failure. Use the following troubleshooting guidelines if the device fails to program:

- Check the pull-down resistor in the test fixture. The design engineer may have placed pull-up resistors on the board for the TCK pin. If the pull-down resistor is too large, the TCK pin may be above the device's threshold for a logic low. Adjust the value of the resistor accordingly. See the appropriate device family data sheet for the specification on input logic levels.
- If an overpower error on the TCK pin occurs, check the value of the resistors because they may be too low for the test system to back-drive for an extended period of time.
- Ensure that the test execution order is correct. If the tests are executed out of order, the programming information is incorrect. Also, if the same test is executed twice in a row, the target device will be out of sequence and will not receive the correct programming information.
- Ensure that the actual vectors match the expected values for the input pins (TCK, TMS, and TDI). If they are not the same, the tests may need to be recompiled.
- Ensure that the pcf order statement in the test matches the order of the PCF code generated in "Step 2: Create a Serial Vector Format File" on page 16–4. If they do not match, the order must be changed and the tests recompiled.
- If possible, verify that the device is programmed correctly by using the Quartus II software, the ByteBlaster™ II download cable, and the POF that was used to generate the SVF File. This action is not practical in a production situation, but is useful during test development and debugging.
- If you need to isolate an individual device, you can generate an individual SVF File for each targeted Altera device in the chain. The process of generating the SVF Files is explained in "Step 2: Create a Serial Vector Format File" on page 16–4. This process is useful when a verification error occurs and more than one Altera device is programmed in the chain.

	definition. Make sure that the number of bits for the instruction register are specified correctly for each device in the chain. If an incorrect number of bits have been defined for any device in the chain, the programming test will fail.
	Once the test is running smoothly, the board is ready for production programming. Altera recommends saving the PCF Files and object code for back-up purposes. Use a compression program to minimize the size of the stored binaries and files.
Development Flow for Agilent 3070 with PLD ISP Software	Programming devices with the Agilent 3070 tester with and PLD ISP software is slightly different than the steps in Figure 16–1. Figure 16–3 shows the development flow using the Agilent 3070 tester with Agilent's optional PLD ISP software.

If you still have problems, look at the boundary-scan chain




Figure 16–3. Agilent 3070 Development Flow for In-System Programming with Agilent's PLD ISP Software

Some advantages of using the Agilent PLD ISP software over the SVF2PCF flow for device programming are:

- The tester can support the programming of devices using SVF, Jam STAPL, or JBC file formats directly (i.e., no conversion to PCF or VCL).
- The Agilent 3070 digital test to program a device is only one file.
- Pull-up and pull-down resistors are not required on the TCK and TMS lines in the fixture of the tester since the device programming executes entirely as one test.
- The size of the digital test source file as well as the compiled object file is much smaller than with the SVF2PCF solution.
- Execution time for larger CPLDs and configuration devices is faster as only a single digital test file is executed.

With Agilent's PLD ISP software, a Jam Byte-Code Player is implemented in the Control XTP card of the tester. This allows users to program devices using JBC files created directly from Quartus II. The tester also supports Jam or SVF files as it has a JBC compiler to compile these files for programming. The Jam Byte-Code Player is executed via the microcontroller on the Control XTP card and allows users to apply vectors algorithmically rather than executing a sequence of vectors. The Jam Byte-Code Player reads the programming and erase pulse width registers of the devices and uses those values in the programming and erase algorithms.

## Programming Times

Programming times on the Agilent 3070 are very consistent. The only variable is the TCK frequency, which affects programming times. The faster the clock, the less time is spent shifting data into the device. The programming time is a function of the TCK clock rate. MAX II devices support TCK clock rates up to 25 MHz.

# **Guidelines** While using the Agilent 3070 tester for programming, use the following guidelines:

- Use caution if a pin library is used to describe the target device in a stand-alone boundary-scan chain. Altera does not recommend describing all of the ISP device's I/O pins as bidirectional. This practice uses a large number of hybrid card channels and potentially causes a fixture overflow error when developing the test.
- Do not include PCF vectors in the test library. Use a setup-only node library. Creating a test library with PCF vectors creates a large library object file and results in a much slower test development time. This delay occurs because the integrated program generator (IPG) looks at the entire vector set of the library object to determine if vectors need to be commented out due to conflicts. Library object compiles are different from executable compiles. Additionally, the IPG may fail due to the large library object file.
- To save time and disk space, generate SVF Files that include a verify in the programming operation. This process integrates verification vectors into one step, minimizing the amount of work in the test development process. This integrated verify accurately captures any programming errors; therefore, it is not necessary to add an additional stand-alone verify in the test sequence.
- While this document describes how to generate a test to apply vectors to the device for programming, a boundary-scan description language (BSDL) file is required to functionally test the device. If you need to perform a boundary-scan test or functional test, generate a BSDL file for the programmed state of the target device that contains the pin configuration information (e.g., which pins are inputs, outputs, or bidirectional pins). Use the Agilent 3070 boundary-scan software to generate a test.



For more information about Altera's support for boundary-scan testing, refer to Chapter 14, IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices.

## Conclusion

Altera provides complete solutions for programming all MAX II devices using the Agilent 3070 test system. All MAX II devices can be programmed together with other ISP-capable devices. With software and device support, the opportunity for cutting costs and increasing manufacturing productivity is available to any Agilent 3070 user.



## Section V. Design Considerations

This section provides information for MAX® II design considerations.

This section includes the following chapters:

- Chapter 17. Understanding Timing in MAX II Devices
- Chapter 18. Understanding & Evaluating Power in MAX II Devices

**Revision History** The table below shows the revision history for Chapters 17 through 18.

Chapter(s)	Date / Version	Changes Made
17	March 2004, v1.0	Initial Release.
18	March 2004, v1.0	Initial Release.



## Chapter 17. Understanding Timing in MAX II Devices

#### MII51017-1.0

Introduction	from sin determin approxin Analyze	devices provide predictable device performance that is consistent nulation to application. Before programming a device, you can ne the worst-case timing delays for any design. You can mate propagation delays with either the Quartus <sup>®</sup> II Timing er or the timing models given in this chapter and the timing ters listed in individual device data sheets.
	Ĩ	For the most precise timing results, you should use the Quartus II Timing Analyzer, which accounts for the effects of the secondary factors as mentioned later in this chapter.
		pter defines external and internal timing parameters, and es the timing models for the MAX <sup>®</sup> II device family.
	1 B	Familiarity with device architecture and characteristics is assumed. Refer to specific device or device family data sheets in this handbook for a complete description of the architectures, and for the specific values of the timing parameters listed in this chapter.
External Timing Parameters	character of interr timing p external perform paramet	I timing parameters represent actual pin-to-pin timing eristics. Each external timing parameter consists of a combination hal timing parameters. You can find the values of the external parameters Chapter 5, DC & Switching Characteristics. These timing parameters are worst-case values, derived from extensive ance measurements and ensured by testing. All external timing ters are shown in bold type. Table 17–1 defines external timing ters for the MAX II family.

Table 17–1. External Timing Parameters (Part 1 of 2)		
Parameter	Parameter Description	
t <sub>PD1</sub>	Pin-to-pin delay for the worst case I/O placement with full a diagonal path across the device with combinational logic implemented in a single look-up table (LUT) in a logic array block (LAB) adjacent to output pin. Bypass path is used from adjacent logic element (LE) to the I/O pin.	
t <sub>PD2</sub>	Best case pin-to-pin delay across the entire device with combinational logic implemented in a single edge LAB adjacent to the input pin. Bypass path is used from edge LE to the output pin.	
t <sub>CLR</sub>	Time to clear register delay. The time required for a low signal to appear at the external output, measured from the input transition.	

Table 17–1. External Timing Parameters (Part 2 of 2)		
Parameter	Description	
t <sub>su</sub>	Global clock setup time. The time that data must be present at the input pin before the global (synchronous) clock signal is asserted at the clock pin.	
t <sub>H</sub>	Global clock hold time. The time that data must be present at the input pin after the global clock signal is asserted at the clock pin.	
t <sub>co</sub>	Global clock to output delay. The time required to obtain a valid output after the global clock is asserted at the clock pin.	
t <sub>CNT</sub>	Minimum global clock period. The minimum period maintained by a globally clocked counter.	
t <sub>CPPW</sub>	Minimum pulse width for clear and preset.	

## Internal Timing Parameters

Within a device, the timing delays contributed by individual architectural elements are called internal timing parameters, which cannot be measured explicitly. All internal parameters are shown in italic type. Table 17–2 defines the internal timing microparameters for the MAX II device family.

Table 17–2.	Table 17–2. Internal Timing Microparameters (Part 1 of 2)		
Parameter	Description		
t <sub>LUT</sub>	LE combinational LUT delay for data-in to data-out.		
t <sub>CLR</sub>	LE register clear delay. The delay from the assertion of the register's asynchronous clear input to the time the register output stabilizes at logical low.		
t <sub>PRE</sub>	LE register preset delay. The delay from the assertion of the register's asynchronous preset input to the time the register output stabilizes at logical high.		
t <sub>SU</sub>	LE register setup time before clock. The time required for a signal to be stable at the register's data and enable inputs before the register clock rising edge to ensure that the register correctly stores the input data.		
t <sub>H</sub>	LE register hold time after clock. The time required for a signal to be stable at the register's data and enable inputs after the register clock's rising edge to ensure that the register correctly stores the input data.		
t <sub>CO</sub>	LE register clock-to-output delay. The delay from the rising edge of the register's clock to the time the data appears at the register output.		
t <sub>C</sub>	Register control delay. The time required for a signal to be routed to the clock, preset, or clear input of an LE register.		
t <sub>FASTIO</sub>	Combinational output delay. <i>t<sub>FASTIO</sub></i> is time required for a combinational signal from the LE adjacent to the I/O block using the fast I/O connection.		
t <sub>IN</sub>	I/O input pad and buffer delay. The $t_{IN}$ applies to I/O pins used as inputs.		
t <sub>GLOB</sub>	$I/O$ input pad and buffer delay. The $t_{GLOB}$ applies to $I/O$ pins used as global signal pins. $t_{GLOB}$ is the delay from global signal pin to the global clock network.		

Table 17–2. Internal Timing Microparameters (Part 2 of 2)		
Parameter	Description	
$t_{IOE}$	Internal generated output enable delay. The delay from an internally generated signal on the interconnect to the output enable of the tri-state buffer.	
t <sub>DL</sub>	Input routing delay. The delay incurred from the row I/O pin used as input to the LE adjacent to it.	
t <sub>IODR</sub>	Output data delay for the row interconnect. The delay incurred by signals routed from an interconnect to an I/O cell.	
t <sub>OD</sub>	Output delay buffer and pad delay. Refer to "Timing Model & Specifications" in the <i>MAX II Device Family Data Sheet</i> for delay adders associated with different I/O standard, drive strength, and slew rate.	
t <sub>XZ</sub>	Output buffer disable delay. The delay required for high impedance to appear at the output pin after the output buffer's enable control is disabled. Refer to "Timing Model & Specifications" in Chapter 5, DC & Switching Characteristics for delay adders associated with different I/O standards, drive strengths, and slew rates.	
t <sub>ZX</sub>	Output buffer enable delay required for the output signal to appear at the output pin after the tri- state buffer's enable control is enabled. Refer to "Timing Model & Specifications" in the <i>MAX II</i> <i>Device Family Data Sheet</i> for delay adders associated with different I/O standard, drive strength, and slew rate.	
<i>t</i> <sub>C4</sub>	Delay for a column interconnect with average loading. The $t_{\rm C4}$ covers a distance of four LAB rows.	
t <sub>R4</sub>	Delay for a row interconnect with average loading. The $t_{\rm R4}$ covers a distance of four LAB columns.	
t <sub>LOCAL</sub>	Local interconnect delay.	

## Internal Timing Parameters for MAX II UFM

Timing parameters for MAX II user flash memory (UFM) are the timing delays contributed by the UFM architectural elements, which cannot be measured explicitly. All timing parameters are shown in italic type. Table 17–3 defines the timing microparameters for MAX II UFM.

Table 17–3. Internal Timing Microparameters for MAX II UFM (Part 1 of 2)		
Parameter	Description	
t <sub>ASU</sub>	Address register shift signal setup to address register clock.	
t <sub>AH</sub>	Address register shift signal hold from address register clock.	
t <sub>ADS</sub>	Address register data in setup to address register clock.	
t <sub>ADH</sub>	Address register data in hold from address register clock.	
t <sub>DSS</sub>	Data register shift signal setup to data register clock.	
t <sub>DSH</sub>	Data register shift signal hold from data register clock.	
t <sub>DDS</sub>	Data register data in setup to data register clock.	
t <sub>DDH</sub>	Data register data in hold from data register clock.	

Table 17–3. Internal Timing Microparameters for MAX II UFM (Part 2 of 2)			
Parameter	Description		
t <sub>CDO</sub>	Delay incurred from the data register clock to data register output when shifting the data out.		
t <sub>DP</sub>	PROGRAM signal to data clock hold time.		
t <sub>PB</sub>	Maximum delay between PROGRAM rising edge to UFM BUSY signal rising edge.		
t <sub>BP</sub>	Minimum delay allowed from UFM BUSY signal going low to PROGRAM signal going low.		
t <sub>PPMX</sub>	Maximum length of busy pulse during a program.		
t <sub>AE</sub>	Minimum ERASE signal to address clock hold time.		
t <sub>EB</sub>	Maximum delay between ERASE rising edge to UFM BUSY signal rising edge.		
t <sub>BE</sub>	Minimum delay allowed from UFM BUSY signal going low to ERASE signal going low.		
t <sub>EPMX</sub>	Maximum Length of busy pulse during an erase.		
t <sub>DCO</sub>	Maximum read access time.		
t <sub>OE</sub>	Delay from OSC_ENA signal reaching UFM to rising clock of OSC leaving the UFM.		

## **Timing Models**

Timing models are simplified block diagrams that illustrate the delays through Altera devices. Logic can be implemented on different paths. You can trace the actual paths used in your design by examining the equations listed in the Quartus II Report File (**.rpt**) for the project. You can then add up the appropriate internal timing parameters to estimate the delays through the device.

The MAX II architecture has a globally routed clock. The MultiTrack<sup>™</sup> interconnect ensures predictable performance, accurate simulation, and accurate timing analysis across all MAX II device densities and speed grades.

Figure 17–1 shows the timing model for MAX II devices. The timing model is the preliminary version which is subject to change. The final version of timing model will be released once available.




Figure 17–1. MAX II Device Timing Model

## Calculating Timing Delays

You can calculate approximate pin-to-pin timing delays for MAX II devices with the timing model shown in Figure 17–1 and by referring to Chapter 5, DC & Switching Characteristics. Each external timing parameter is calculated from a combination of internal timing parameters. Figures 17–2 through 17–6 show the external timing parameters for the MAX II device family. To calculate the delay for a signal that follows a different path through the MAX II device, refer to the timing model to determine which internal timing parameters to add together.

For the most precise timing results, use the Quartus II Timing Analyzer, which accounts for the effects of the secondary factors such as placement and fan-out.




Table 17–4. Numbers of Labs According to Device Density						
Device Density N LAB Rows M LAB Columns						
EPM240	4	6				
EPM570	7	12				
EPM1270	10	16				
EPM2210	13	20				

Table 17–4 lists the numbers of LABs according to device density.

 $\Delta t_{OD}$  is the adder delay (see note to Figure 17–2) for  $t_{OD}$  microparameter when using an I/O standard other than 3.3-V LVTTL with 16 mA current strength. Refer to Tables 5–17 and 5–18 of Chapter 5, DC & Switching Characteristics for adder delays value. For an example:

 $t_{PD1}$  for the EPM240 device using an I/O standard of 3.3-V LVTTL fast slew rate with a drive strength of 16 mA:

```
t_{PD1} = t_{IN} + 4 \times t_{R4} + 6 \times t_{C4} + t_{LUT} + t_{COMB} + t_{FASTIO} + t_{OD}.....(a)
```

 $t_{PD1}$  for the EPM240 device using an I/O standard of 2.5-V LVTTL fast slew rate with a drive strength of 7 mA:


 $t_{PD1} = (a) + (\Delta t_{OD} \text{ of } 2.5\text{-V LVTTL fast slew 7 mA})$ 






#### Note to Figure 17–3:

(1)  $t_{\text{PD2}} = t_{\text{IN}} + t_{\text{DL}} + t_{\text{LUT}} + t_{\text{COMB}} + t_{\text{FASTIO}} + (t_{\text{OD}} + \Delta t_{\text{OD}})$ 




#### Note to Figure 17–4:

- (1)  $t_{\text{CO}} = t_{\text{GLOB}} + t_{\text{C}} + t_{\text{CO}} + (N \times t_{\text{R4}} + M \times t_{\text{C4}}) + (t_{\text{IODC}} \text{ or } t_{\text{IODR}}) + (t_{\text{OD}} + \Delta t_{\text{OD}})$
- (2) The constants N and M are subject to change according to the position of the LAB in the entire device.





(1)  $t_{CLR} = t_{GLOB} + t_C + t_{CLR} + (N \times t_{R4} + M \times t_{C4}) + (t_{IODC} \text{ or } t_{IODR}) + (t_{OD} + \Delta t_{OD})$ 



#### Setup & Hold Time from an I/O Data & Clock Input

The Quartus II software might insert additional routing delays from the input pin to the register input to ensure a zero hold time for the LE register. Altera recommends to use the Quartus II Timing Analyzer to obtain the set-up time and hold time. See Figures 17–7 and 17–8.





For Figures 17–4 through 17–8, the constants N and M are subject to change according to the position of LAB in entire device for combinational logic implementation.

## Timing Model vs. Quartus II Timing Analyzer

Hand calculations based on the timing model provide a good estimate of a design's performance. However, the Quartus II Timing Analyzer always provides the most accurate information on design performance because it takes into account secondary factors that influence the routing microparameters:

- Fan-out for each signal in the delay path
- Positions of other loads relative to the signal source and destination
- Distance between the signal source and destination
- Various interconnect lengths where some interconnects are truncated at the edge of the device

## Conclusion

The MAX II device architecture has predictable internal timing delays that can be estimated based on signal synthesis and placement. The Quartus II Timing Analyzer provides the most accurate timing information. However, you can use the timing model along with the timing parameters listed in the *MAX II Device Family Data Sheet* to estimate a design's performance before compilation. Both methods enable you to accurately predict your design's in-system timing performance.



## Chapter 18. Understanding & Evaluating Power in MAX II Devices

#### MII51018-1.0

Introduction	Power consumption has become an important factor for CPLD applications as the power budget becomes more and more important. Furthermore, with the increased use of CPLDs in battery-operated devices, overall low DC and AC power is becoming increasingly important to extend battery life. This can be achieved with MAX <sup>®</sup> II devices which have low stand-by and dynamic power.
Power in MAX II Devices	Different from previous CLPD architectures, MAX II logic does not use sense amplifiers which require bias currents to amplify signal voltages within the device. Additionally, with the Quartus <sup>®</sup> II software, efficient implementation of most interconnects with local routing in MAX II devices significantly lowers the dynamic power. Figure 18–1 shows the typical power consumption versus frequency for MAX II devices. The power consumption (mW) provided is based on typical conditions using a pattern that fills a device with a 16-bit, loadable, enabled, up/down counter with no output load.




Figure 18–1. Power Consumption vs. Frequency for MAX II Devices Notes (1), (2)

#### Notes to Figure 18–1:

- (1) Every device is fully utilized with 16-bit counters for power estimation.
- (2) The 1.8-V graph is a MAX II device with a "G" ordering code suffix.
- (3)  $V_{CCINT} = 3.3 V.$
- (4)  $V_{CCINT} = 2.5 V.$
- (5)  $V_{CCINT} = 1.8 \text{ V}.$

The power consumed in MAX II devices is dependent on the design. It is very important to complete a power evaluation early in the design process to ensure that the power dissipation by MAX II devices meets your system requirements and specifications.

This chapter discusses how to evaluate and manage MAX II power using the MAX II power calculator spreadsheet, available at **www.altera.com**. This calculation should only be used as an estimation of power, not as a specification. The actual device power or current consumption is dependent on the design pattern and should be verified in the system.

## MAX II Power Estimation Using the Power Calculator Spreadsheet

The MAX II Power Calculator spreadsheet provides a current ( $I_{CC}$ ) and power (P) estimation for typical conditions (room temperature and nominal  $V_{CC}$ ). You need to enter the device resources, toggle rates, operating  $f_{MAX}$ , general I/O, and other parameters in the power calculator.


The power calculator has seven sections:

- Device
- I<sub>CCSTANDBY</sub>
- User flash memory (UFM) Dynamic Power
- Logic Array Dynamic Power
- General I/O Power
- Total Power
- Thermal Analysis

## **Device Section**

Different MAX II device members consume different amounts of power for a similar design in a similar condition. This is because the potential of getting more power in larger devices is higher if the design is fit over a wide area. Additionally, the clock trees in MAX II devices (tree sizes are larger in larger devices) also increase the dynamic power when the design is fit over a wide area. However, with the Quartus II software, the designs are optimized and fit for speed by default, minimizing the power consumption (all the logic elements (LE) are packed close to each other and the interconnect length that connects each LE is minimized). You need to select the targeted devices with the corresponding packages and temperature grade used in the design. See Figure 18–2.

#### Figure 18–2. Device Selection & Total Power



#### Device

This menu item allows you to select the appropriate MAX II devices. There are two types of MAX II devices for every density. For example, EPM570 and EPM570 devices with a "G" ordering code suffix. EPM570 devices accept a 2.5-V and 3.3-V  $V_{CCINT}$  power supply while EPM570 devices with a "G" ordering code suffix accept a 1.8-V  $V_{CCINT}$ .

#### Package

This menu item allows you to select the targeted package and is used for thermal analysis.

#### Temperature Grade

This menu item allows you to select the device temperature grade. Check the device selector guide on the altera web site at **www.altera.com** to verify if a particular device/package combination is available in industrial grade.

#### V<sub>CCINT</sub>

This section displays the V<sub>CCINT</sub> supply voltage.

#### Total P<sub>INT</sub> (mW)

This section displays the total power consumption from the  $V_{\mbox{\scriptsize CCINT}}$  supply.

### Total P<sub>IO</sub> (mW)

This section displays the total power consumption from the I/O bank's power supply  $V_{\mbox{\scriptsize CCIO}}.$ 


## Total P (mW)

This section displays the total power consumption of the design. It is the summation of the  $P_{\rm INT}$  and  $P_{\rm IO}$ 

## **I**<sub>CCSTANDBY</sub> Section

 $I_{CCSTANDBY}$  is the current consumed by the device after it is configured, with no signals driving it and no nodes toggling.  $I_{CCSTANDBY}$  includes regulator, UFM, and device standby current. It is automatically determined depending on the supply voltage for  $V_{CCINT}$ . The value reported is the typical default value (see Figure 18–3).

Figure 18–3. Device Static Current - ISTANDBY




### V<sub>CCINT</sub>

This menu item allows you to select the device supply voltage. Although the internal core voltage is 1.8 V, the total power dissipation in MAX II devices is different when a different power supply ( $V_{CCINT}$ ) is used (e.g., 3.3, 2.5, or 1.8 V). The variation in power dissipation is caused by the power dissipation by the regulator in the MAX II device. For example, if a 2.5-V  $V_{CCINT}$  is used, the total static power consumption is 30 mW. However, the internal core only consumed 21.6 mW since the internal core voltage is only 1.8 V. Therefore, (30 mW to 21.6 mW) = 8.4 mW power is dissipated by the regulator.

## **User Flash Memory Dynamic Power Section**

Figure 18–4 shows the data entries required for the UFM section in the power calculator. This section estimates the power consumption by the UFM used in the designs. The  $P_{INT}$  reported is the average power consumption of the UFM during the first clock cycle of the read operation of the UFM. The UFM consumes no power if there is no read/write operation for the UFM. Therefore, there is an average current of 12.0 mA for EPM240 or EPM570 devices and 15.0 mA for EPM1270 or EPM2210 devices on the total  $V_{CCINT}$  power supply during the first clock cycle of every read operation for the UFM. The average read current is independent of frequency and toggle %.





## User Flash Memory

This menu item allows you to select whether the UFM is used or not in the design.

### Logic Array Dynamic Power Section

The MAX II device provides four dedicated clock networks. Therefore, you may find four rows of clock domain in the power calculator, which reflects the actual clock resources in each MAX II devices. Figure 18–5 shows the entries required to determine the logic array dynamic power in the power calculator. This section estimates the power consumption by each clock tree and LE within each of the clock domains.

Figure 18–5. Logic Elements (LEs) Power

ogic Array D	ynamic Power					
Clock Domain	fmax (MHz)	# Logic Elements	# Flip-Flops	Toggle %	ICCINT (MA)	Pinr (mW)
1	150	129	128	12.50	22.90	41.22
2	100	200	128	12.50	18.81	33.86
3	0	0	0	0.00	0.00	0.00
4	0	0	0	0.00	0.00	0.00
				Subtotal	41.71	75.08

There are four entries required to determine the dynamic power: maximum frequency, number of LEs used, number of flipflops used, and toggle rate.

### f<sub>MAX</sub> (MHz)

 $f_{\rm MAX}$  is the maximum running clock frequency of the global clock for this design module's clock domain in MHz. Each clock domain should contain only one clock.

### #Logic Elements

The total number of LEs in this design module's clock domain (e.g., 129 LEs for the 150-MHz global clock, and 200 LEs for the 100-MHz global clock). This number is reported in the Quartus II Compilation Report File (**.fit.rpt**) by choosing **Resource Usage Summary** > **Logic cells** (see Figure 18–6).

counter Compilation Report				
Compilation Report	Fitt	er Resource Usage Sun	nmary	
🗃 🖹 Legal Notice		Resource	Usage	
Flow Summary	1	Logic cells	29 / 240 ( 53 % )	
Flow Settings	2	Registers	128 / 240 ( 53 % )	
Flow Elapsed Time	3	Total LABs	16/24(66%)	
Flow Log	4	Logic cells in carry chains	128	
Analysis & Synthesis	5		0	
- Fitter	6		5/80(6%)	
🖨 Fitter Summary 🚑 🎹 Fitter Settings	7	- Clock pins	0	
Fitter Settings      Fitter Device Options	8	Global signals	1	
Articler Device Options				
	9		0/1(0%)	
	10	Global clocks	1/4(25%)	
Resource Jection	11	Maximum fan-out node	clk	
	12	Maximum fan-out	128	
Output Pins	13	Total fan-out	809	
J/O Bank Usage	14	Average fan-out	6.04	
Fitter Resource Utilization by Entity     Gontrol Signals     Gontrol Signals     Gobal & Other Fast Signals     Gobal				

Figure 18–6. Quartus II Compilation Report File - Resource Usage Summary

#### # Flipflop

The total number of flipflops driven by the clock domain signal. This number is used to calculate the power consumed by the clock tree network in MAX II devices. Therefore, it is only used to model the fan-out for the clock tree network. If you count a flipflop, its LE needs to be counted in the LE portions as well. Thus, the flipflops that are reported in the Quartus II Compilation Report File are already included in the LE count. For example, if the Quartus II Compilation Report File reports that a design uses one clock, 129 LEs, and 128 flipflops, the total register fanout and LEs used for this clock network is 128 and 129, respectively. This number is displayed in the Quartus II Compilation Report File (.fit.rpt) by choosing Global & Other Fast Signals > Fan-out section (see Figure 18–7).




Figure 18–7. Quartus II Compilation Report File (Global & Other Fast Signals)

#### Toggle %

The toggle % or toggle rate is the average percentage of LEs toggling at each clock cycle. The toggle % ranges from 0 to 100%. Typically, the toggle % is 12.5%.

Figure 18–8 shows an example of a TFF with its input tied to  $V_{CC}$  and has a toggle rate of 100% due to its output changing logic state in every clock cycle.

Figure 18–8. TTF with an Input Tied to VCC





Figure 18–9 shows another example of a simple 4-bit counter.

Figure 18–9. Four-Bit Counter



The first D-type flipflop (DFF) with the least significant bit (LSB) output cout0 has a toggle rate of 100% because cout0 toggles in every clock cycle. The toggle rate for the second DFF with output cout1 is 50% as cout1 toggles in every two-clock cycle. Consequently, the toggle rate for the third DFF with output cout2 and fourth DFF with output cout3 are 25% and 12.5%, respectively. Therefore, the average toggle % for this 4-bit counter is:

(100 + 50 + 25 + 12.5)/4 = 46.875%

If a 16-bit counter is used, the average toggle rate is:

 $\begin{array}{l} (100+50+25+12.5+6.25+3.125+1.5625+0.7813+0.3906+0.1953+\\ 0.0977+0.0488+0.0244+0.0122+0.0061+0.0031)/16=12.5\% \end{array}$ 

#### **General I/O Power Section**

MAX II devices feature programmable I/O pins that support a wide range of industry I/O standards, permitting increased design flexibility. The General I/O Power section in the power calculator enables you to estimate the power dissipation of the I/O pins used based on their I/O standards and capacitive load.

Figure 18–10 shows the entries required for the General I/O Power section. You should group the I/O pins based on their I/O standard type. For example, if the design only has one I/O standard and same clock frequency, you can group them as a design module.

Figure 18–10. General I/O Power

General I	/O Power							
Design Module	Fmax (MHz)	# Outputs & Bidirectional Pins	Output Toggle%	Enable Toggle %	Avg. Capacitive Load (pF)	I/O Standard	ICCio (mA)	Pie (mW)
1	150	20	12.50	100.00	10	3.3_LVCMOS_4	20.93	68.01
2	100	30	12.50	100.00	10	3.3-V PCI	22.61	73.56
3	0	0	0.00	100.00	10	3.3-V PCI	0.00	0.00
4	0	0	0.00	100.00	10	3.3-V PCI	0.00	0.00
						Subtota	43.53	141.57

There are six entries required to determine the I/O buffers power: maximum frequency, number of output and bidirectional pins used, output toggle rate, enable toggle rate, and average capacitive load and I/O standard.

#### f<sub>MAX</sub> (MHz)

 $f_{MAX}$  is the maximum running clock frequency for this design module's clock domain used to clock registers or logic that drive the I/O pins.

#### # Outputs & Bidirectional Pins

The number of output and bidirectional pins used in every design module.

### Output Toggle %

The Output Toggle % is the average percentage of output pins toggling at each clock cycle. The toggle % ranges from 0 to 100%. The toggle percentage can be obtained in the same way as obtaining the toggle rate in the LEs Power section. For example, a TFF with its input tied to  $V_{CC'}$  driving an output pin has a 100% toggle rate.

### Enable Toggle %

The Enable Toggle % is the average percentage of time that output pins have their output enable (OE) enabled. The toggle % ranges from 0 to 100%.

### Average Capacitive Load (pF)

This column specifies the average capacitive load for each output and bidirectional pin.

### I/O Standard

This menu item lists the I/O standards. Each design module only has one I/O standard. The  $P_{\rm IO}$  is different for different I/O standards.

## **Total Power Section**

The Total Power section (shown in Figure 18–11) displays the total power estimation of your design. Table 18–1 describes the meaning of the value shown in Figure 18–11 by coordinating the rows and columns.

#### Figure 18–11. Total Power

Total Power	ICC (mA)	Power (mW)
Internal (VCCINT)	22.63	40.73
IO (VCCIO)	34.88	111.84
TOTAL	57.51	152.57

Table 18–1. Description of the Value Shown in Figure 18–11 (Part 1 of 2)					
Row Column Description					
Internal (V <sub>CCINT</sub> )	I <sub>CC</sub> (mA)	Display the total $I_{\rm CCINT}$ calculated in $I_{\rm CCSTANDBY}$ UFM and Dynamic sections.			
	Power (mW)	Display the total $P_{INT}$ calculated in $I_{CCSTANDBY}$ UFM and Dynamic sections.			

Table 18–1. Description of the Value Shown in Figure 18–11 (Part 2 of 2)					
Row	Column	Description			
I/O (V <sub>CCIO</sub> )	I <sub>CC</sub> (mA)	Display the total I <sub>CCIO</sub> calculated in general I/O Power section.			
	Power (mW)	Display the total P <sub>IO</sub> calculated in general I/O Power section.			
Total	I <sub>CC</sub> (mA)	Display the total current consumed ( $I_{CCINT}$ and $I_{CCIO}$ ) in the design.			
	Power (mW)	Display the total power consumed ( $P_{INT}$ and $P_{IO}$ ) in the design.			


## **Thermal Analysis Section**

Figure 18–12 shows the Thermal Analysis section in the MAX II Power Calculator. This section determines whether the design estimated power is smaller than the maximum allowed power. If the maximum allowed power is smaller than the estimated power, you may face reliability concerns.



Refer to *AN 185: Thermal Management Using Heat Sinks* for better understanding of the thermal analysis in a MAX II device.

Figure 18–12. Thermal Analysis



There is only one entry required to determine whether the estimated power is smaller than the maximum allowed power (ambient temperature  $(T_A)$ ).

## $T_J(^{\circ}C)$

This section displays the maximum junction temperature of the selected device and package.

## $T_A$ (°C)

This section is the ambient temperature of the device. You must enter the temperature value in degree Celsius  $^\circ\!C.$ 

## Required J<sub>A</sub>

This section displays the required junction-to-ambient thermal resistance  $(J_A)$  by the package so that the design operates below the maximum junction temperature  $(T_J)$ . It is very important to have a higher required  $J_A$  value because it makes it easier to find a package that has lower  $J_A$ .

## $J_{\mathcal{C}}$

This section displays the junction-to-case thermal resistance  $(J_C)$  of the selected device and package.

### J<sub>A</sub> (Still Air, 100 LFpM, 200 LFpM, 400 LFpM)

This section displays the junction-to-ambient thermal resistance ( $J_A$ ) of the selected device and package at a still air and airflow rate of 100 LFpM, 200 LFpM, and 400 LFpM.

## P<sub>MAX</sub> (Still Air, 100 LFpM, 200 LFpM, 400 LFpM)

This section displays the maximum allowable power ( $P_{MAX}$ ) for the selected device and package at a still air and airflow rate of 100 LFpM, 200 LFpM, and 400 LFpM.

### Package

This section displays the selected package for the targeted design.

#### Result (Still Air, 100 LFpM, 200 LFpM, 400 LFpM)

This section displays whether the selected device package  $J_A$  is less than the required  $J_A$  at a still air or airflow of 100 LFpM, 200 LFpM, or 400 LFpM. There are three possibility of the display: Good, Blank (displays nothing), and No Value.

- Good means the package  $J_A$  is less than the minimum required  $J_A$ .
- Blank means the package  $J_A$  exceeds the minimum required  $J_A$ .
- No Value means unable to compare because user data is missing.

The following guidelines reduce power consumption for an application:

## Power Saving Techniques

- Slow the operation in portions of the circuit. I<sub>CC</sub> is proportional to the frequency of operation. Slowing parts of a circuit lowers the I<sub>CC</sub> and hence reduces the power. MAX II devices provide global or array clock source for all registers. Signals that do not require high-speed operation can use a slower array clock that reduces the system power consumption.
- Reduce the number of outputs. DC and AC current are required to support all I/O pins on the device. Reducing the number of I/O pins may reduce current necessary for the device, and thereby reduce the power.
- Reduce the loading and/or external capacitance on the outputs. Excessive loading and capacitance of PCB traces and other ICs on the outputs pins significantly increases the power. Keep excess load and external capacitance to a minimum on the outputs pins whenever possible will significantly reduce the current necessary for the device.
- Reduce the amount of circuitry in the device. Power depends on the amount of internal logic that switches at any given time. Reducing the amount of logic in a device reduces the current in the device and thus reduces the power.
- Modify the design to reduce power. Identify areas in the design that can be revised to reduce the power requirements. Common solutions include reducing the number of switching nodes and/or required logic, and removing redundant unnecessary signals.
- Modify I/O Locations. Grouping I/O from common logic blocks will allow the Quartus II software to place the associated logic closer together. The more compact a logic block, logic and I/O, the lower its dynamic power. This is especially true of low utilization designs with I/O spread around the device.
- Increase the performance requirements in the constraint file. Improving the performance that is beyond the need for operation reduces the power dissipation. The Quartus II software optimizes the design and places logic closer together, uses shorter routing and fewer logic levels, and lowers dynamic power and improves performance.

## Conclusion

This chapter discusses how to evaluate and manage MAX II power by using the MAX II Power Calculator spreadsheet. This power estimation tool estimates the power consumption for your design based on typical conditions. The MAX II board-level designer can exploit the power calculator before board design and layout. The MAX II Power Calculator spreadsheet is available on the Altera web site at **www.altera.com**.



ſ

Table A–1. ASCII Code Table (0 to 31)							
ASCII	HEX	Symbol	ASCII	HEX	Symbol		
0	0	NUL	16	10	DLE		
1	1	SOH	17	11	DC1		
2	2	STX	18	12	DC2		
3	3	ETX	19	13	DC3		
4	4	EOT	20	14	DC4		
5	5	ENQ	21	15	NAK		
6	6	ACK	22	16	SYN		
7	7	BEL	23	17	ETB		
8	8	BS	24	18	CAN		
9	9	TAB	25	19	EM		
10	А	LF	26	1A	SUB		
11	В	VT	27	1B	ESC		
12	С	FF	28	1C	FS		
13	D	CR	29	1D	GS		
14	E	SO	30	1E	RS		
15	F	SI	31	1F	US		

Tables A–1 through A–4 show ASCII code.

Table A–2.	Table A–2. ASCII Code Table (32 to 63) (Part 1 of 2)							
ASCII	HEX	Symbol	ASCII	HEX	Symbol			
32	20	(SPACE)	48	30	0			
33	21	!	49	31	1			
34	22	н	50	32	2			
35	23	#	51	33	3			
36	24	\$	52	34	4			
37	25	%	53	35	5			
38	26	&	54	36	6			
39	27	ı	55	37	7			

Table A-2.	Table A-2. ASCII Code Table (32 to 63) (Part 2 of 2)							
ASCII	HEX	Symbol	ASCII	HEX	Symbol			
40	28	(	56	38	8			
41	29	)	57	39	9			
42	2A	*	58	ЗA	:			
43	2B	+	59	3B	;			
44	2C	1	60	3C	<			
45	2D	-	61	3D	=			
46	2E		62	3E	>			
47	2F	/	63	3F	?			

Table A–3.	Table A–3. ASCII Code Table (64 to 95)							
ASCII	Hex	Symbol	ASCII	Hex	Symbol			
64	40	@	80	50	Р			
65	41	А	81	51	Q			
66	42	В	82	52	R			
67	43	С	83	53	S			
68	44	D	84	54	Т			
69	45	E	85	55	U			
70	46	F	86	56	V			
71	47	G	87	57	W			
72	48	Н	88	58	Х			
73	49	I	89	59	Y			
74	4A	J	90	5A	Z			
75	4B	К	91	5B	[			
76	4C	L	92	5C	\			
77	4D	М	93	5D	]			
78	4E	N	94	5E	^			
79	4F	0	95	5F	_			

Table A–4. ASCII Code Table (96 to 127) (Part 1 of 2)							
ASCII	Hex	Symbol	ASCII	Hex	Symbol		
96	60	4	112	70	р		
97	61	а	113	71	q		
98	62	b	114	72	r		

Table A-4. ASCII Code Table (96 to 127) (Part 2 of 2)								
ASCII	Hex	Symbol	ASCII	Hex	Symbol			
99	63	С	115	73	S			
100	64	d	116	74	t			
101	65	е	117	75	u			
102	66	f	118	76	v			
103	67	g	119	77	w			
104	68	h	120	78	х			
105	69	i	121	79	у			
106	6A	j	122	7A	z			
107	6B	k	123	7B	{			
108	6C	I	124	7C				
109	6D	m	125	7D	}			
110	6E	n	126	7E	~			
111	6F	0	127	7F				