PROGRAMMABLE 32 LINE PARALLEL I/O BOARD MANUAL

Manual Revision 3.1

Copyright © 1993-2003 EMAC, inc. All Rights Reserved



DISCLAIMER

EMAC has made every attempt to ensure that the information in this document is accurate and complete. However, EMAC assumes no liability for any damages that result from use of this manual or the equipment that it documents. EMAC reserves the right to make changes at any time.

INTRODUCTION

The programmable 32 Line Parallel I/O Board adds four 8-bit I/O ports to an EPAC, MicroPac, or Training System. One of the 8 bit ports is dedicated as as output port while the other three ports can be configured as input or output ports and one of these three ports can be split further as 4 input lines and 4 output lines. The board is a plug-on accessory utilizing the 8255 Programmable Peripheral Interface I.C. (PPI), with outside world terminations via two 50 pin, OPTO I/O rack compatible, male header connectors. Connection to the system is through a 50 pin ribbon cable (included). The board's terminations are all direct (unbuffered) TTL logic levels. The dimensions are 5 1/4" by 3 5/8".

TABLE OF CONTENTS

INTRODUCTION	4
DIMENSIONS	4
POWER CONSUMPTION	4
INTERFACING Digital I/O EPAC Bus Interface	4 4 5
SOFTWARE CONTROL	6

APPENDICES

- A. MECHANICAL DRAWINGS
- **B**. SCHEMATICS

Introduction:

EMAC's Programmable 32 Line Parallel I/O Board (abbreviated from here on as 32IO) is a peripheral expansion utility board used to provide more direct TTL level digital I/O capability for the EPAC line of single-board computer (SBC) products.

The following descriptions apply to the revision 3 artwork board only. Past and future revisions may operate differently. The board may be identified by the PCB markings at the top end, left side of the PCB as one holds it, so the text printing is right side up. The EMAC assembly is P/N E-030-8, and the PCB part number is 01-0125 REV 3.

The board utilizes a multi-purpose PCB, that may serve other applications, depending on the component population, so it may appear that some of the components are missing. The board has been populated and tested for the 32IO function.

Dimensions:

The 32IO card measures approximately 3 and 5/8 inches wide by 5 and 3/8 inches long, and 1/2 inches thick, accounting for the tallest components on the board. It may be bolted, with plastic standoff hardware, directly onto any of the EPAC SBCs, since they all provide a similar mounting footprint to connect to the card.

When mounting the card on a chassis, the mounting hole spacing is a square cornered rectangle, with centers of 3.30 inches, by 5.00 inches. Allow at least a 1/2 inch center to center spacing between mounting hole centers when mounting several boards adjacent to each other. Details of the board layout and dimensions may be found in the illustrations.

Power consumption:

The 32IO is all CMOS in construction, except for the power supply regulator. The majority of power supply current will be due to the quiescent current of the regulator itself, not the circuitry! With no external loads connected to the board, it will consume approximately 10 mA. of current. The board draws unregulated raw power from the expansion bus.

Interfacing:

DIGITAL I/O

The 32IO provides four 8 bit digital I/O ports. The inputs and outputs are all TTL level compatible with each output capable of driving 2 standard TTL loads. The four ports are split into two 50 pin ribbon headers, CN2 and CN3, which have identical pin footprints. Each connector is wired to directly connect to 16 position OPTO-22 tm digital I/O module racks.

In the OPTO-22 connector format used, all even numbered pins (2-50) are ground, pins 1 and 49 are 5 volts Vcc, and the 16 TTL I/O signals are on the odd numbered pins from 17 to 47. The odd numbered pins from 3 to 15 are not connected.

If you are connecting to an OPTO-22 board, care should be taken to select the jumper option on the board, so that Vcc on the rack is isolated from Vcc on the 32IO card. The 32IO card should not be expected to supply power to the OPTO-22, nor should the OPTO-22 power the 32IO card. The regulator on the EMAC card is not sized to deliver operational power to other units, and power back fed from other sources will disrupt power supply and reset sequencing on the EMAC products. The 32IO's Vcc pins are only for use in special applications where low power CMOS sub peripherals are to be powered locally by parallel board power.

Header connector CN2 is connected to port B and C of the 82C55 CMOS PPI chip. These ports may be set to input or output, and port C may be split as well, providing several combinations of input and outputs. Header connector CN3 is connected to port

A of the 82C55 and to a separate octal latch. Although port A can be set for either input or output, the latch port, called port D, is output only. Refer to the I/O port pinouts and/or schematics for more details.

EPAC BUS INTERFACE

Header connector CN1, which is also a 50 pin ribbon header, connects to the EPAC digital I/O bus. There are several types of EPAC SBCs, and some have differing bus types. The 32IO card accepts all types of EMAC SBCs made to date. These include the EPAC 3000, 3000G2. and the UNIVERSAL TRAINER and PRIMER training systems It may be used with the MICROPAC series also, but it will not allow them to function as super low power units anymore, as the regulator on the parallel card cannot be turned on and off.

The 32IO card has an address comparator, and when the DIP switch selected addresses, qualified by EXTIO*, match those present on the expansion bus, I/O transactions between the SBC and the I/O ports on the Parallel board occur.

Software control:

Next to the DIP switch are silkscreen markings for A4,A5,A6,A7. When using the 32IO with the EPAC/MicroPac products, this should typically be set to A4 OFF, and A5,A6,A7 ON which will set the board address to E0h On the MicroPac 180, EPAC 3000 and 3000 G2 the 32IO may be accessed by I/O addresses 1E0 through 1E7 hex. On the other boards, including the PRIMER and UNIVERSAL TRAINER, the I/O addresses are E0 to E7. In the descriptions that follow, the latter I/O addresses will be used, so for the MicroPac 180, EPAC 3000 and 3000 G2 merely add 100 hex to these to get the correct I/O. Other base addresses can be defined by using different DIP switch settings, but they might conflict with I/O addresses on EMAC products.

The 82C55 PPI chip is mapped in at I/O address E0 through E3 hex. The four I/O addresses correspond to digital ports A, B, C, and an internal 82C55 configuration port, respectively. These ports are all write/readable but I/O address E4 (referred to as port D) is write only. Addresses E5 through E7 are reserved, and unused at this time, but data written to them will appear in the D port as if it were written to address E4.

The 82C55 PPI must be initialized in most applications. Upon power on or hardware reset, all three ports within the PPI will be set to read data only. An I/O read from addresses E0 hex will retrieve the bit pattern input to the A port of the PPI. Likewise, I/O reads from E1 or E2 will retrieve the bits at ports B and C. When it is desired to make one or all the ports an output port, configuration code must be written to the PPI control register at I/O address E3 hex.

The INTEL^(R) data books go into more detail about the codes written to the PPI control register to set the port directions. In most applications, simple, MODE 0 I/O transactions are supported, the more advanced configurations are not directly supportable. As a simple example, writing an 80 hex to the control register (address E3) will set PPI ports A, B, and C all to outputs. Data written to those port addresses will latch into the port pins, and the output will appear on the header connector pins. Also you may examine the data that was last written to an output port by reading the port.

Port D of the board is a simple octal output latch. This latch is write only, and requires no initialization. It cannot be read back, or used as an input port. Upon power up or hardware reset, all outputs are low (0). They can not be tri-stated, either. If you need to read back the data in the D port, it is suggested that you create a D port driver in software, that keeps a copy of the D port data in a memory variable, whenever data is written to port D. When you need to read what was last written to the D port, simply retrieve the variable from memory. Be sure to always use the driver so that all writes will leave a current copy of the D port data in memory.

Below is an example 8085 assembly language program which configures the PPI so that port A is an input port and ports B and C are output ports. The program reads the data that is input to port A and outputs it to ports B, C and D.

porta	equ	0e0h	
portb	equ	0e1h	
portc	equ	0e2h	
pcntl	equ	0e3h	;control word address
portd	equ	0e4h	;data latch
start	equ	8000h	;This is the starting address of the program (it can be anything)
	org	start	
loop:	mvi	a,90h	;configure PPI for mode 0 with port A as input and B & C as output
	out	pcntl	;write the control word
	in	porta	;get data from port A
	out	portb	;and write it to ports B, C and D
	out	portc	
	out	portd	
	jmp	loop	;read port A again

When using the 8255 in basic I/O mode, the bits written to PCNTL should be as follows

bit 7 1 bit 6 0 bit 5 0 bit 4 direction of port A direction of pc4-pc7 (upper half of port C) bit 3 bit 2 0 direction of port B bit 1 direction of pc0-pc3 (lower half of port C) bit 0

For bits controlling direction, a 1 makes it an input and 0 makes it an output.

Notes:

1. Remember that the PPI must be initialized if port A, B, or C need to be output ports.

2. 82C55 PPI has a bug in it which is not clearly alluded to in the INTEL^(R) data books. Whenever ANY port is configured to output, the other ports within that PPI (including the port being configured) that are already configured as outputs, will be reset to zero! So, for example, if port B is already set to output, with a C3 hex sitting there, and you decide to change port A from input to output the data at port B will be wiped out to 00 hex at the same time that port A is reconfigured. Port B will need to be re-written to restore its previous data. Load control relays connected to such a port will chatter when or if this should happen, so plan carefully what port drives what loads, or group them to ports that will not require configuration during normal operation.

CONNECTOR DESCRIPTIONS

	CN1			
	1 2			
NC		NC		
	iooi			
NC	jooj	NC		
	jooj			
NC	jodj	NC		
D1		D0		
D2		NC		
D3		NC		
D3		NC		
D4		EXTIO*		
		RESET		
D6		WR*		
NC		RD*		
GND		GND		
NC		NC		
NC		NC		
A4				
A2				
A0				
49 50				

50 49	
	VCC
	PORTB.0
	PORTB.1
	PORTB.2
	PORTB.3
	PORTB.4
	PORTB.5
	PORTB.6
	PORTB.7
	PORTC.0
	PORTC.1
	PORTC.2
	PORTC.3
	PORTC.4
	PORTC.5
	PORTC.6
	PORTC.7
	NC
	VCC
21	


CN2


CN 3	
50 49	
00	VCC
00	PORTD.0
	PORTD.1
	PORTD.2
	PORTD.3
	PORTD.4
	PORTD.5
	PORTD.6
	PORTD.7
	PORTA.0
	PORTA.1
jooj	PORTA.2
	PORTA.3
	PORTA.4
	PORTA.5
	PORTA.6
jooj	PORTA.7
jooj	NC
	NC
	NC
jooj	VCC
2 1	

Label definitions:

D0-D7 EXTIO* RESET WR* RD* GND Vin	 no connect data bus lines from host SBC active low chip select from host SBC (single board computer) active high reset signal from host SBC active low write signal from host SBC active low read signal from host SBC ground unregulated positive DC supply from host SBC address lines from host SBC
PORTB,	- user definable I/O lines
PORTC	- output only lines
PORTD	All even numbered pins on CN2 and CN3 are ground.







APPENDIX B

